BibTeX record conf/asscc/HuangLKBVSWPDP16

• > Home > conf/asscc/HuangLKBVSWPDP16

@inproceedings{DBLP:conf/asscc/HuangLKBVSWPDP16,
  author       = {Yanxiang Huang and
                  Chunshu Li and
                  Khaled Khalaf and
                  Andr{\'{e}} Bourdoux and
                  Julien Verschueren and
                  Qixian Shi and
                  Piet Wambacq and
                  Sofie Pollin and
                  Wim Dehaene and
                  Liesbet Van der Perre},
  title        = {A 28 nm {CMOS} 7.04 Gsps polar digital front-end processor for 60
                  GHz transmitter},
  booktitle    = {{IEEE} Asian Solid-State Circuits Conference, {A-SSCC} 2016, Toyama,
                  Japan, November 7-9, 2016},
  pages        = {333--336},
  publisher    = {{IEEE}},
  year         = {2016},
  url          = {https://doi.org/10.1109/ASSCC.2016.7844203},
  doi          = {10.1109/ASSCC.2016.7844203},
  timestamp    = {Fri, 09 Apr 2021 18:52:22 +0200},
  biburl       = {https://dblp.org/rec/conf/asscc/HuangLKBVSWPDP16.bib},
  bibsource    = {dblp computer science bibliography, https://dblp.org}
}