BibTeX record conf/aspdac/IshiharaA01

download as .bib file

@inproceedings{DBLP:conf/aspdac/IshiharaA01,
  author       = {Tohru Ishihara and
                  Kunihiro Asada},
  editor       = {Satoshi Goto},
  title        = {A system level memory power optimization technique using multiple
                  supply and threshold voltages},
  booktitle    = {Proceedings of {ASP-DAC} 2001, Asia and South Pacific Design Automation
                  Conference 2001, January 30-February 2, 2001, Yokohama, Japan},
  pages        = {456--461},
  publisher    = {{ACM}},
  year         = {2001},
  url          = {https://doi.org/10.1145/370155.370512},
  doi          = {10.1145/370155.370512},
  timestamp    = {Wed, 16 Oct 2019 14:14:52 +0200},
  biburl       = {https://dblp.org/rec/conf/aspdac/IshiharaA01.bib},
  bibsource    = {dblp computer science bibliography, https://dblp.org}
}
a service of  Schloss Dagstuhl - Leibniz Center for Informatics

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.