Robert Clarisó Jordi Cortadella Verification of timed circuits with symbolic delays. 628-633 2004 conf/aspdac/2004 ASP-DAC http://doi.acm.org/10.1145/1015090.1015262 db/conf/aspdac/aspdac2004.html#ClarisoC04