Sarvesh Bhardwaj Yu Cao Sarma B. K. Vrudhula Statistical leakage minimization through joint selection of gate sizes, gate lengths and threshold voltage. 953-958 2006 conf/aspdac/2006 ASP-DAC http://doi.acm.org/10.1145/1118299.1118513 db/conf/aspdac/aspdac2006.html#BhardwajCV06