BibTeX record conf/asicon/ZhangWLC21

download as .bib file

@inproceedings{DBLP:conf/asicon/ZhangWLC21,
  author       = {Xiangyu Zhang and
                  Feng Wei and
                  Xiaoyan Liu and
                  Xiaole Cui},
  editor       = {Fan Ye and
                  Ting{-}Ao Tang},
  title        = {Design and Implementation of Full Adder in One-Transistor-One-Resistor
                  {RRAM} Array},
  booktitle    = {14th {IEEE} International Conference on ASIC, {ASICON} 2021, Kunming,
                  China, October 26-29, 2021},
  pages        = {1--4},
  publisher    = {{IEEE}},
  year         = {2021},
  url          = {https://doi.org/10.1109/ASICON52560.2021.9620360},
  doi          = {10.1109/ASICON52560.2021.9620360},
  timestamp    = {Mon, 05 Feb 2024 20:35:45 +0100},
  biburl       = {https://dblp.org/rec/conf/asicon/ZhangWLC21.bib},
  bibsource    = {dblp computer science bibliography, https://dblp.org}
}
a service of  Schloss Dagstuhl - Leibniz Center for Informatics

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.