BibTeX record conf/asicon/WeiZZWDSCL19

download as .bib file

@inproceedings{DBLP:conf/asicon/WeiZZWDSCL19,
  author       = {Jinsong Wei and
                  Jilin Zhang and
                  Xumeng Zhang and
                  Zuheng Wu and
                  Chunmeng Dou and
                  Tuo Shi and
                  Hong Chen and
                  Qi Liu},
  title        = {An Asynchronous {AER} Circuits with Rotation Priority Tree Arbiter
                  for Neuromorphic Hardware with Analog Neuron},
  booktitle    = {13th {IEEE} International Conference on ASIC, {ASICON} 2019, Chongqing,
                  China, October 29 - November 1, 2019},
  pages        = {1--4},
  publisher    = {{IEEE}},
  year         = {2019},
  url          = {https://doi.org/10.1109/ASICON47005.2019.8983508},
  doi          = {10.1109/ASICON47005.2019.8983508},
  timestamp    = {Wed, 03 May 2023 11:58:27 +0200},
  biburl       = {https://dblp.org/rec/conf/asicon/WeiZZWDSCL19.bib},
  bibsource    = {dblp computer science bibliography, https://dblp.org}
}
a service of  Schloss Dagstuhl - Leibniz Center for Informatics

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.