![](https://dblp.uni-trier.de/img/logo.ua.320x120.png)
![](https://dblp.uni-trier.de/img/dropdown.dark.16x16.png)
![](https://dblp.uni-trier.de/img/peace.dark.16x16.png)
Остановите войну!
for scientists:
![search dblp search dblp](https://dblp.uni-trier.de/img/search.dark.16x16.png)
![search dblp](https://dblp.uni-trier.de/img/search.dark.16x16.png)
default search action
BibTeX record conf/asap/KellyMM05
@inproceedings{DBLP:conf/asap/KellyMM05, author = {Peter M. Kelly and T. Martin McGinnity and Liam P. Maguire}, title = {Reducing Interconnection Resource Overhead in Nano-scale FPGAs through {MVL} Signal Systems}, booktitle = {16th {IEEE} International Conference on Application-Specific Systems, Architectures, and Processors {(ASAP} 2005), 23-25 July 2005, Samos, Greece}, pages = {282--287}, publisher = {{IEEE} Computer Society}, year = {2005}, url = {https://doi.org/10.1109/ASAP.2005.56}, doi = {10.1109/ASAP.2005.56}, timestamp = {Fri, 24 Mar 2023 00:04:20 +0100}, biburl = {https://dblp.org/rec/conf/asap/KellyMM05.bib}, bibsource = {dblp computer science bibliography, https://dblp.org} }
![](https://dblp.uni-trier.de/img/cog.dark.24x24.png)
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.