![](https://dblp.uni-trier.de/img/logo.ua.320x120.png)
![](https://dblp.uni-trier.de/img/dropdown.dark.16x16.png)
![](https://dblp.uni-trier.de/img/peace.dark.16x16.png)
Остановите войну!
for scientists:
![search dblp search dblp](https://dblp.uni-trier.de/img/search.dark.16x16.png)
![search dblp](https://dblp.uni-trier.de/img/search.dark.16x16.png)
default search action
BibTeX record conf/appt/GuoWZS13
@inproceedings{DBLP:conf/appt/GuoWZS13, author = {Zhenhua Guo and Yanxia Wu and Guoyin Zhang and Tianxiang Sui}, editor = {Chenggang Wu and Albert Cohen}, title = {An Improved FPGAs-Based Loop Pipeline Scheduling Algorithm for Reconfigurable Compiler}, booktitle = {Advanced Parallel Processing Technologies - 10th International Symposium, {APPT} 2013, Stockholm, Sweden, August 27-28, 2013, Revised Selected Papers}, series = {Lecture Notes in Computer Science}, volume = {8299}, pages = {307--318}, publisher = {Springer}, year = {2013}, url = {https://doi.org/10.1007/978-3-642-45293-2\_23}, doi = {10.1007/978-3-642-45293-2\_23}, timestamp = {Tue, 14 May 2019 10:00:50 +0200}, biburl = {https://dblp.org/rec/conf/appt/GuoWZS13.bib}, bibsource = {dblp computer science bibliography, https://dblp.org} }
![](https://dblp.uni-trier.de/img/cog.dark.24x24.png)
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.