![](https://dblp.uni-trier.de/img/logo.ua.320x120.png)
![](https://dblp.uni-trier.de/img/dropdown.dark.16x16.png)
![](https://dblp.uni-trier.de/img/peace.dark.16x16.png)
Остановите войну!
for scientists:
![search dblp search dblp](https://dblp.uni-trier.de/img/search.dark.16x16.png)
![search dblp](https://dblp.uni-trier.de/img/search.dark.16x16.png)
default search action
BibTeX record conf/apccas/PaulPPB06
@inproceedings{DBLP:conf/apccas/PaulPPB06, author = {Gopal Paul and Sambhu Nath Pradhan and Ajit Pal and Bhargab B. Bhattacharya}, title = {Low Power BDD-based Synthesis Using Dual Rail Static {DCVSPG} Logic}, booktitle = {{IEEE} Asia Pacific Conference on Circuits and Systems 2006, {APCCAS} 2006, Singapore, 4-7 December 2006}, pages = {1504--1507}, publisher = {{IEEE}}, year = {2006}, url = {https://doi.org/10.1109/APCCAS.2006.342508}, doi = {10.1109/APCCAS.2006.342508}, timestamp = {Sun, 22 May 2022 21:34:49 +0200}, biburl = {https://dblp.org/rec/conf/apccas/PaulPPB06.bib}, bibsource = {dblp computer science bibliography, https://dblp.org} }
![](https://dblp.uni-trier.de/img/cog.dark.24x24.png)
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.