Ravishankar K. Iyer

Name: dblp XML data dump
Creator: Schloss Dagstuhl - Leibniz Center for Informatics
Published: 1993
License: https://creativecommons.org/publicdomain/zero/1.0/
Keywords: dblp, XML, computer science, scholarly publications, metadata

◀ ▶ joint publications with Mohamed El-Hadedy 0001

> Home > Persons > Ravishankar K. Iyer

Publications

2019
[j67]
- view
  authority control:
- export record
  dblp key:
  - journals/tc/BanerjeeELKCLI19
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tc/BanerjeeELKCLI19
Subho S. Banerjee, Mohamed El-Hadedy, Jong Bin Lim, Zbigniew T. Kalbarczyk, Deming Chen, Steven S. Lumetta, Ravishankar K. Iyer:
ASAP: Accelerated Short-Read Alignment on Programmable Hardware. IEEE Trans. Computers 68(3): 331-346 (2019)
2018
[i6]
- view
  - electronic edition @ arxiv.org (open access)
  - references & citations
- export record
  dblp key:
  - journals/corr/abs-1803-02657
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/corr/abs-1803-02657
Subho S. Banerjee, Mohamed El-Hadedy, Jong Bin Lim, Zbigniew T. Kalbarczyk, Deming Chen, Steven S. Lumetta, Ravishankar K. Iyer:
ASAP: Accelerated Short-Read Alignment on Programmable Hardware. CoRR abs/1803.02657 (2018)
2017
[c194]
- view
  - electronic edition @ acm.org
  - no references & citations available
- export record
  dblp key:
  - conf/fpga/BanerjeeELCKCI17
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/fpga/BanerjeeELCKCI17
Subho S. Banerjee, Mohamed El-Hadedy, Jong Bin Lim, Daniel Chen, Zbigniew T. Kalbarczyk, Deming Chen, Ravishankar K. Iyer:
ASAP: Accelerated Short Read Alignment on Programmable Hardware (Abstract Only). FPGA 2017: 293-294
[c193]
- view
  authority control:
- export record
  dblp key:
  - conf/fpl/BanerjeeETKLI17
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/fpl/BanerjeeETKLI17
Subho S. Banerjee, Mohamed El-Hadedy, Ching Y. Tan, Zbigniew T. Kalbarczyk, Steven S. Lumetta, Ravishankar K. Iyer:
On accelerating pair-HMM computations in programmable hardware. FPL 2017: 1-8

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.