Ling Zhang

Name: dblp XML data dump
Creator: Schloss Dagstuhl - Leibniz Center for Informatics
Published: 1993
License: https://creativecommons.org/publicdomain/zero/1.0/
Keywords: dblp, XML, computer science, scholarly publications, metadata

◀ ▶ joint publications with Lew Chua-Eoan

> Home > Persons > Ling Zhang

Publications

2009
[j10]
- view
  authority control:
- export record
  dblp key:
  - journals/tcad/ZhangYHZSPZCMSIC09
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tcad/ZhangYHZSPZCMSIC09
Wanping Zhang, Wenjian Yu, Xiang Hu, Ling Zhang, Rui Shi, He Peng, Zhi Zhu, Lew Chua-Eoan, Rajeev Murgai, Toshiyuki Shibuya, Noriyuki Ito, Chung-Kuan Cheng:
Efficient Power Network Analysis Considering Multidomain Clock Gating. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 28(9): 1348-1358 (2009)
2008
[c67]
- view
  authority control:
- export record
  dblp key:
  - conf/date/ZhangZYZSPZCMSIC08
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/date/ZhangZYZSPZCMSIC08
Wanping Zhang, Yi Zhu, Wenjian Yu, Ling Zhang, Rui Shi, He Peng, Zhi Zhu, Lew Chua-Eoan, Rajeev Murgai, Toshiyuki Shibuya, Nuriyoki Ito, Chung-Kuan Cheng:
Finding the Worst Voltage Violation in Multi-Domain Clock Gated Power Network. DATE 2008: 537-540
2007
[c54]
- view
  authority control:
- export record
  dblp key:
  - conf/iccd/ZhangZSPZCMSIC07
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/iccd/ZhangZSPZCMSIC07
Wanping Zhang, Ling Zhang, Rui Shi, He Peng, Zhi Zhu, Lew Chua-Eoan, Rajeev Murgai, Toshiyuki Shibuya, Noriyuki Ito, Chung-Kuan Cheng:
Fast power network analysis with multiple clock domains. ICCD 2007: 456-463

a service of

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.