Doris Chen

Name: dblp XML data dump
Creator: Schloss Dagstuhl - Leibniz Center for Informatics
Published: 1993
License: https://creativecommons.org/publicdomain/zero/1.0/
Keywords: dblp, XML, computer science, scholarly publications, metadata

◀ ▷ joint publications with Deshanand P. Singh

> Home > Persons > Doris Chen

Publications

2013
[j2]
- view
  - electronic edition via DOI (open access)
  - references & citations
  authority control:
- export record
  dblp key:
  - journals/taco/ChenS13
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/taco/ChenS13
Doris Chen, Deshanand P. Singh:
Profile-guided floating- to fixed-point conversion for hybrid FPGA-processor applications. ACM Trans. Archit. Code Optim. 9(4): 43:1-43:25 (2013)
[c5]
- view
  authority control:
- export record
  dblp key:
  - conf/aspdac/ChenS13
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/aspdac/ChenS13
Doris Chen, Deshanand P. Singh:
Fractal video compression in OpenCL: An evaluation of CPUs, GPUs, and FPGAs as acceleration platforms. ASP-DAC 2013: 297-304
2012
[c4]
- view
  authority control:
- export record
  dblp key:
  - conf/fpl/ChenS12
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/fpl/ChenS12
Doris Chen, Deshanand P. Singh:
Invited paper: Using OpenCL to evaluate the efficiency of CPUS, GPUS and FPGAS for information filtering. FPL 2012: 5-12
2011
[c3]
- view
  authority control:
- export record
  dblp key:
  - conf/fpga/ChenS11
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/fpga/ChenS11
Doris Chen, Deshanand P. Singh:
Line-level incremental resynthesis techniques for FPGAs. FPGA 2011: 133-142
2010
[c2]
- view
  authority control:
- export record
  dblp key:
  - conf/fpga/ChenSCLFNB10
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/fpga/ChenSCLFNB10
Doris Chen, Deshanand P. Singh, Jeffrey Chromczak, David M. Lewis, Ryan Fung, David Neto, Vaughn Betz:
A comprehensive approach to modeling, characterizing and optimizing for metastability in FPGAs. FPGA 2010: 167-176
[c1]
- view
  authority control:
- export record
  dblp key:
  - conf/fpl/ChenS10
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/fpl/ChenS10
Doris Chen, Deshanand P. Singh:
Parallelizing FPGA Technology Mapping Using Graphics Processing Units (GPUs). FPL 2010: 125-132

a service of

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.