Hiroshi Kimura

Name: dblp XML data dump
Creator: Schloss Dagstuhl - Leibniz Center for Informatics
Published: 1993
License: https://creativecommons.org/publicdomain/zero/1.0/
Keywords: dblp, XML, computer science, scholarly publications, metadata

◀ ▶ joint publications with Shiva Kotagiri

> Home > Persons > Hiroshi Kimura

Publications

2014
[j43]
- view
  - electronic edition via DOI (open access)
  - references & citations
  authority control:
- export record
  dblp key:
  - journals/jssc/KimuraAJSKNGJHLZKKCSGZLWMLAZ14
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jssc/KimuraAJSKNGJHLZKKCSGZLWMLAZ14
Hiroshi Kimura, Pervez M. Aziz, Tai Jing, Ashutosh Sinha, Shiva Prasad Kotagiri, Ram Narayan, Hairong Gao, Ping Jing, Gary Hom, Anshi Liang, Eric Zhang, Aniket Kadkol, Ruchi Kothari, Gordon Chan, Yehui Sun, Benjamin Ge, Jason Zeng, Kathy Ling, Michael C. Wang, Amaresh V. Malipatil, Lijun Li, Christopher J. Abel, Freeman Zhong:
A 28 Gb/s 560 mW Multi-Standard SerDes With Single-Stage Analog Front-End and 14-Tap Decision Feedback Equalizer in 28 nm CMOS. IEEE J. Solid State Circuits 49(12): 3091-3103 (2014)
[c63]
- view
  authority control:
- export record
  dblp key:
  - conf/iscas/AzizKMKCG14
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/iscas/AzizKMKCG14
Pervez M. Aziz, Hiroshi Kimura, Amaresh V. Malipatil, Shiva Kotagiri, Gordon Chan, Hairong Gao:
Shift register multi-phase clock based downsampled floating tap DFE for serial links. ISCAS 2014: 2469-2472
[c62]
- view
  authority control:
- export record
  dblp key:
  - conf/isscc/KimuraAJSNGJHLZ14
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/isscc/KimuraAJSNGJHLZ14
Hiroshi Kimura, Pervez M. Aziz, Tai Jing, Ashutosh Sinha, Ram Narayan, Hairong Gao, Ping Jing, Gary Hom, Anshi Liang, Eric Zhang, Aniket Kadkol, Ruchi Kothari, Gordon Chan, Yehui Sun, Benjamin Ge, Jason Zeng, Kathy Ling, Michael C. Wang, Amaresh V. Malipatil, Shiva Kotagiri, Lijun Li, Christopher J. Abel, Freeman Zhong:
2.1 28Gb/s 560mW multi-standard SerDes with single-stage analog front-end and 14-tap decision-feedback equalizer in 28nm CMOS. ISSCC 2014: 38-39
2012
[c57]
- view
  authority control:
- export record
  dblp key:
  - conf/iscas/AzizKMK12
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/iscas/AzizKMK12
Pervez M. Aziz, Hiroshi Kimura, Amaresh V. Malipatil, Shiva Kotagiri:
A class of downsampled floating tap DFE architectures with application to serial links. ISCAS 2012: 325-328

a service of

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.