George F. Riley

◀ ▶ joint publications with Elizabeth Whitaker Lynch

> Home > Persons > George F. Riley

Publications

2010
[c66]
- view
  authority control:
- export record
  dblp key:
  - conf/mascots/RileyL10
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/mascots/RileyL10
George F. Riley, Elizabeth Whitaker Lynch:
Timing Accurate Functional-Level Hardware Simulation with Pull Model Data Flow. MASCOTS 2010: 203-210
[c65]
- view
  authority control:
- export record
  dblp key:
  - conf/pads/RileyHL10
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/pads/RileyHL10
George F. Riley, Brian Hayes, Elizabeth Whitaker Lynch:
Functional-Level Hardware Simulation with Pull-Model Data Flow. PADS 2010: 81-88
2009
[c62]
- view
  authority control:
- export record
  dblp key:
  - conf/mascots/LynchR09
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/mascots/LynchR09
Elizabeth Whitaker Lynch, George F. Riley:
A sensitivity analysis of a new hardware-supported Global Synchronization Unit. MASCOTS 2009: 1-4
[c61]
- view
  authority control:
- export record
  dblp key:
  - conf/pads/LynchR09
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/pads/LynchR09
Elizabeth Whitaker Lynch, George F. Riley:
Hardware Supported Time Synchronization in Multi-core Architectures. PADS 2009: 88-94

a service of

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.