Yunfeng Wang

Name: dblp XML data dump
Creator: Schloss Dagstuhl - Leibniz Center for Informatics
Published: 1993
License: https://creativecommons.org/publicdomain/zero/1.0/
Keywords: dblp, XML, computer science, scholarly publications, metadata

◀ ▶ joint publications with Xianlong Hong

> Home > Persons > Yunfeng Wang

Publications

2005
[c10]
- view
  authority control:
- export record
  dblp key:
  - conf/icess/WangBHYZW05
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/icess/WangBHYZW05
Yunfeng Wang, Jinian Bian, Xianlong Hong, Liu Yang, Qiang Zhou, Qiang Wu:
A New Methodology of Integrating High Level Synthesis and Floorplan for SoC Design. ICESS 2005: 275-286
[c9]
- view
  authority control:
- export record
  dblp key:
  - conf/iscas/WangBH05
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/iscas/WangBH05
Yunfeng Wang, Jinian Bian, Xianlong Hong:
Interconnect delay optimization via high level re-synthesis after floorplanning. ISCAS (6) 2005: 5641-5644

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.