Junyan Ren

Name: dblp XML data dump
Creator: Schloss Dagstuhl - Leibniz Center for Informatics
Published: 1993
License: https://creativecommons.org/publicdomain/zero/1.0/
Keywords: dblp, XML, computer science, scholarly publications, metadata

◀ ▶ joint publications with Yuefeng Cao

> Home > Persons > Junyan Ren

Publications

2021
[j36]
- view
  authority control:
- export record
  dblp key:
  - journals/tcasI/CaoZZCZCYR21
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tcasI/CaoZZCZCYR21
Yuefeng Cao, Shumin Zhang, Tianli Zhang, Yongzhen Chen, Yutong Zhao, Chixiao Chen, Fan Ye, Junyan Ren:
A 91.0-dB SFDR Single-Coarse Dual-Fine Pipelined-SAR ADC With Split-Based Background Calibration in 28-nm CMOS. IEEE Trans. Circuits Syst. I Regul. Pap. 68(2): 641-654 (2021)
2019
[c109]
- view
  authority control:
- export record
  dblp key:
  - conf/asicon/ZhangCYR19
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/asicon/ZhangCYR19
Shumin Zhang, Yuefeng Cao, Fan Ye, Junyan Ren:
A 10b 250MS/s SAR ADC with Speed-Enhanced SAR Logic and Free Time More Than a Half of Sampling Period. ASICON 2019: 1-4
[c106]
- view
  authority control:
- export record
  dblp key:
  - conf/esscirc/ZhangCZC0R19
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/esscirc/ZhangCZC0R19
Tianli Zhang, Yuefeng Cao, Shumin Zhang, Chixiao Chen, Fan Ye, Junyan Ren:
Machine Learning Based Prior-Knowledge-Free Calibration for Split Pipelined-SAR ADCs with Open-Loop Amplifiers Achieving 93.7-dB SFDR. ESSCIRC 2019: 189-192
2018
[c96]
- view
  authority control:
- export record
  dblp key:
  - conf/apccas/CaoCN0R18
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/apccas/CaoCN0R18
Yuefeng Cao, Yongzhen Chen, Zhekan Ni, Fan Ye, Junyan Ren:
An 11b 80MS/s SAR ADC With Speed-Enhanced SAR Logic and High-Linearity CDAC. APCCAS 2018: 18-21
[c94]
- view
  authority control:
- export record
  dblp key:
  - conf/iscas/CaoZC0R18
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/iscas/CaoZC0R18
Yuefeng Cao, Tianli Zhang, Yongzhen Chen, Fan Ye, Junyan Ren:
An Operational Amplifier Assisted Input Buffer and An Improved Bootstrapped Switch for High-Speed and High-Resolution ADCs. ISCAS 2018: 1-5
[c93]
- view
  authority control:
- export record
  dblp key:
  - conf/iscas/ChenNC0R18
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/iscas/ChenNC0R18
Yongzhen Chen, Zhekan Ni, Yuefeng Cao, Fan Ye, Junyan Ren:
A 800 MS/s, 12-Bit, Ringamp-Based SAR assisted Pipeline ADC with Gain Error Cancellation. ISCAS 2018: 1-4
[c91]
- view
  authority control:
- export record
  dblp key:
  - conf/iscas/ZhangC0R18
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/iscas/ZhangC0R18
Tianli Zhang, Yuefeng Cao, Fan Ye, Junyan Ren:
Use Multilayer Perceptron in Calibrating Multistage Non-linearity of Split Pipelined-ADC. ISCAS 2018: 1-5
2017
[c80]
- view
  authority control:
- export record
  dblp key:
  - conf/asicon/CaoCC0R17
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/asicon/CaoCC0R17
Fubiao Cao, Yongzhen Chen, Yuefeng Cao, Fan Ye, Junyan Ren:
A proved dither-injection method for memory effect in double sampling pipelined ADC. ASICON 2017: 754-757
[c76]
- view
  authority control:
- export record
  dblp key:
  - conf/mwscas/CaoCZ0R17
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/mwscas/CaoCZ0R17
Yuefeng Cao, Yongzhen Chen, Tianli Zhang, Fan Ye, Junyan Ren:
An improved ring amplifier with process- and supply voltage-insensitive dead-zone. MWSCAS 2017: 811-814

a service of

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.