Wei Zhang 0012

Name: dblp XML data dump
Creator: Schloss Dagstuhl - Leibniz Center for Informatics
Published: 1993
License: https://creativecommons.org/publicdomain/zero/1.0/
Keywords: dblp, XML, computer science, scholarly publications, metadata

◀ ▶ joint publications with Linfeng Du

> Home > Persons > Wei Zhang 0012

Publications

2024
[c110]
- view
  authority control:
- export record
  dblp key:
  - conf/fpga/SuDLLWS024
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/fpga/SuDLLWS024
Chunyou Su, Linfeng Du, Tingyuan Liang, Zhe Lin, Maolin Wang, Sharad Sinha, Wei Zhang:
GraFlex: Flexible Graph Processing on FPGAs through Customized Scalable Interconnection Network. FPGA 2024: 143-153
[i17]
- view
  - electronic edition via DOI (open access)
  - references & citations
  authority control:
- export record
  dblp key:
  - journals/corr/abs-2404-08005
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/corr/abs-2404-08005
Afzal Ahmad, Linfeng Du, Zhiyao Xie, Wei Zhang:
Accel-NASBench: Sustainable Benchmarking for Accelerator-Aware NAS. CoRR abs/2404.08005 (2024)
2023
[c101]
- view
  authority control:
- export record
  dblp key:
  - conf/fpga/DuLSX023
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/fpga/DuLSX023
Linfeng Du, Tingyuan Liang, Sharad Sinha, Zhiyao Xie, Wei Zhang:
FADO: Floorplan-Aware Directive Optimization for High-Level Synthesis Designs on Multi-Die FPGAs. FPGA 2023: 15-25
[c99]
- view
  authority control:
- export record
  dblp key:
  - conf/iccad/LiuHLCDLLZX23
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/iccad/LiuHLCDLLZX23
Yinyi Liu, Bohan Hu, Zhenguo Liu, Peiyu Chen, Linfeng Du, Jiaqi Liu, Xianbin Li, Wei Zhang, Jiang Xu:
FIONA: Photonic-Electronic CoSimulation Framework and Transferable Prototyping for Photonic Accelerator. ICCAD 2023: 1-9
2022
[i12]
- view
  - electronic edition via DOI (open access)
  - references & citations
  authority control:
- export record
  dblp key:
  - journals/corr/abs-2212-11582
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/corr/abs-2212-11582
Linfeng Du, Tingyuan Liang, Sharad Sinha, Zhiyao Xie, Wei Zhang:
FADO: Floorplan-Aware Directive Optimization for High-Level Synthesis Designs on Multi-Die FPGAs. CoRR abs/2212.11582 (2022)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.