Michitaka Kameyama

Name: dblp XML data dump
Creator: Schloss Dagstuhl - Leibniz Center for Informatics
Published: 1993
License: https://creativecommons.org/publicdomain/zero/1.0/
Keywords: dblp, XML, computer science, scholarly publications, metadata

◀ ▶ joint publications with Shunichi Kaeriyama

> Home > Persons > Michitaka Kameyama

Publications

2005
[j58]
- view
  - electronic edition @ oldcitypublishing.com
  - no references & citations available
- export record
  dblp key:
  - journals/mvl/HanyuKK05
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/mvl/HanyuKK05
Takahiro Hanyu, Shunichi Kaeriyama, Michitaka Kameyama:
Logic-in-Memory VLSI circuit for Fully Parallel Nearest Pattern Matching Based on Floating-Gate-MOS Pass-Transistor Logic. J. Multiple Valued Log. Soft Comput. 11(5-6): 619-632 (2005)
2000
[c26]
- view
  authority control:
- export record
  dblp key:
  - conf/ismvl/KaeriyamaHK00
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/ismvl/KaeriyamaHK00
Shunichi Kaeriyama, Takahiro Hanyu, Michitaka Kameyama:
Arithmetic-Oriented Multiple-Valued Logic-in-Memory VLSI Based on Current-Mode Logic. ISMVL 2000: 438-446

a service of

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.