Jiansong Wan

Name: dblp XML data dump
Creator: Schloss Dagstuhl - Leibniz Center for Informatics
Published: 1993
License: https://creativecommons.org/publicdomain/zero/1.0/
Keywords: dblp, XML, computer science, scholarly publications, metadata

◀ ▶ joint publications with Klaas Bult

> Home > Persons > Jiansong Wan

Publications

2015
[c4]
- view
  authority control:
- export record
  dblp key:
  - conf/isscc/MulderVKBCSZRYI15
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/isscc/MulderVKBCSZRYI15
Jan Mulder, Davide Vecchi, Yi Ke, Stefano Bozzola, Mark Core, Nitz Saputra, Qiongna Zhang, Jeff Riley, Han Yan, Mattia Introini, Sijia Wang, Christopher M. Ward, Jan R. Westra, Jiansong Wan, Klaas Bult:
26.3 An 800MS/S 10b/13b receiver for 10GBASE-T Ethernet in 28nm CMOS. ISSCC 2015: 1-3
2014
[c3]
- view
  authority control:
- export record
  dblp key:
  - conf/cicc/WestraMKVLAWZWGB14
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/cicc/WestraMKVLAWZWGB14
Jan R. Westra, Jan Mulder, Yi Ke, Davide Vecchi, Xiaodong Liu, Erol Arslan, Jiansong Wan, Qiongna Zhang, Sijia Wang, Frank M. L. van der Goes, Klaas Bult:
Design considerations for low-power analog front ends in full-duplex 10GBASE-T transceivers. CICC 2014: 1-8
[c2]
- view
  authority control:
- export record
  dblp key:
  - conf/isscc/WestraMKVLAWZWG14
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/isscc/WestraMKVLAWZWG14
Jan R. Westra, Jan Mulder, Yi Ke, Davide Vecchi, Xiaodong Liu, Erol Arslan, Jiansong Wan, Qiongna Zhang, Sijia Wang, Frank M. L. van der Goes, Klaas Bult:
8.5 A sub-1.75W full-duplex 10GBASE-T transceiver in 40nm CMOS. ISSCC 2014: 146-147
2011
[j1]
- view
  authority control:
- export record
  dblp key:
  - journals/jssc/VecchiMGWAWWB11
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jssc/VecchiMGWAWWB11
Davide Vecchi, Jan Mulder, Frank M. L. van der Goes, Jan R. Westra, Emre Ayranci, Christopher M. Ward, Jiansong Wan, Klaas Bult:
An 800 MS/s Dual-Residue Pipeline ADC in 40 nm CMOS. IEEE J. Solid State Circuits 46(12): 2834-2844 (2011)
[c1]
- view
  authority control:
- export record
  dblp key:
  - conf/isscc/MulderGVWAWWB11
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/isscc/MulderGVWAWWB11
Jan Mulder, Frank M. L. van der Goes, Davide Vecchi, Jan R. Westra, Emre Ayranci, Christopher M. Ward, Jiansong Wan, Klaas Bult:
An 800MS/s dual-residue pipeline ADC in 40nm CMOS. ISSCC 2011: 184-186

a service of

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.