Wen-Jyi Hwang

Name: dblp XML data dump
Creator: Schloss Dagstuhl - Leibniz Center for Informatics
Published: 1993
License: https://creativecommons.org/publicdomain/zero/1.0/
Keywords: dblp, XML, computer science, scholarly publications, metadata

◀ ▶ joint publications with Chia-Lung Hung

> Home > Persons > Wen-Jyi Hwang

Publications

2011
[j29]
- view
  authority control:
- export record
  dblp key:
  - journals/jpdc/LiHHH11
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jpdc/LiHHH11
Hui-Ya Li, Chia-Lung Hung, Wen-Jyi Hwang, Yi-Tsan Hung:
Efficient pipelined architecture for competitive learning. J. Parallel Distributed Comput. 71(2): 236-244 (2011)
2010
[c27]
- view
  authority control:
- export record
  dblp key:
  - conf/cse/LiOHHH10
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/cse/LiOHHH10
Hui-Ya Li, Chien-Min Ou, Yi-Tsan Hung, Wen-Jyi Hwang, Chia-Lung Hung:
Hardware Implementation of k-Winner-Take-All Neural Network with On-chip Learning. CSE 2010: 340-345
[c26]
- view
  authority control:
- export record
  dblp key:
  - conf/ica3pp/LiHH10
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/ica3pp/LiHH10
Hui-Ya Li, Chia-Lung Hung, Wen-Jyi Hwang:
An Efficient Pipelined Architecture for Fast Competitive Learning. ICA3PP (2) 2010: 381-390
2009
[c17]
- view
  - electronic edition via DOI (open access)
  - references & citations
  authority control:
- export record
  dblp key:
  - conf/scia/LiHHH09
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/scia/LiHHH09
Hui-Ya Li, Wen-Jyi Hwang, Chih-Chieh Hsu, Chia-Lung Hung:
Efficient K-Means VLSI Architecture for Vector Quantization. SCIA 2009: 440-449

a service of

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.