Jaejin Park

Name: dblp XML data dump
Creator: Schloss Dagstuhl - Leibniz Center for Informatics
Published: 1993
License: https://creativecommons.org/publicdomain/zero/1.0/
Keywords: dblp, XML, computer science, scholarly publications, metadata

◀ ▶ joint publications with Wooseok Kim

> Home > Persons > Jaejin Park

Publications

2017
[j6]
- view
  authority control:
- export record
  dblp key:
  - journals/tcas/JeongKPKPJ17
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tcas/JeongKPKPJ17
Gyu-Seob Jeong, Wooseok Kim, Jaejin Park, Taeik Kim, Hojin Park, Deog-Kyoon Jeong:
A 0.015-mm² Inductorless 32-GHz Clock Generator With Wide Frequency-Tuning Range in 28-nm CMOS Technology. IEEE Trans. Circuits Syst. II Express Briefs 64-II(6): 655-659 (2017)
2014
[j5]
- view
  authority control:
- export record
  dblp key:
  - journals/jssc/KimPPJ14
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jssc/KimPPJ14
Wooseok Kim, Jaejin Park, Hojin Park, Deog-Kyoon Jeong:
Layout Synthesis and Loop Parameter Optimization of a Low-Jitter All-Digital Pixel Clock Generator. IEEE J. Solid State Circuits 49(3): 657-672 (2014)
2013
[c10]
- view
  authority control:
- export record
  dblp key:
  - conf/isscc/KimPKKPJ13
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/isscc/KimPKKPJ13
Wooseok Kim, Jaejin Park, Jihyun F. Kim, Taeik Kim, Hojin Park, Deog-Kyoon Jeong:
A 0.032mm² 3.1mW synthesized pixel clock generator with 30psrms integrated jitter and 10-to-630MHz DCO tuning range. ISSCC 2013: 250-251

a service of

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.