Stop the war!

Остановите войну!

for scientists:

default search action

combined dblp search
author search
venue search
publication search

ask others

Bernard Pottier

Name: dblp XML data dump
Creator: Schloss Dagstuhl - Leibniz Center for Informatics
Published: 1993
License: https://creativecommons.org/publicdomain/zero/1.0/
Keywords: dblp, XML, computer science, scholarly publications, metadata

◀ ▶ joint publications with Catherine Dezan

> Home > Persons > Bernard Pottier

Publications

2009
[c27]
- view
  authority control:
- export record
  dblp key:
  - conf/arc/YazdaniGPD09
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/arc/YazdaniGPD09
Samar Yazdani, Thierry Goubier, Bernard Pottier, Catherine Dezan:
Optimizing Memory Access Latencies on a Reconfigurable Multimedia Accelerator: A Case of a Turbo Product Codes Decoder. ARC 2009: 287-292
2006
[j1]
- view
  authority control:
- export record
  dblp key:
  - journals/tsi/DezanFGLPAP06
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tsi/DezanFGLPAP06
Catherine Dezan, Erwan Fabiani, Christophe Gouyen, Loïc Lagadec, Bernard Pottier, Caaliph Andriamisaina, Alix Poungou:
Synthèse portable pour micro-architectures à grain fin. Application aux turbo décodeurs et nanofabriques. Tech. Sci. Informatiques 25(7): 893-920 (2006)
[c17]
- view
  authority control:
- export record
  dblp key:
  - conf/hicss/DezanJPGL06
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/hicss/DezanJPGL06
Catherine Dezan, Christophe Jégo, Bernard Pottier, Christophe Gouyen, Loïc Lagadec:
The Case Study of Block Turbo Decoders on a Framework for Portable Synthesis on FPGA. HICSS 2006
2005
[c16]
- no documents available
  - no references & citations available
- export record
  dblp key:
  - conf/ersa/AndriamisainaDJP05
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/ersa/AndriamisainaDJP05
Caaliph Andriamisaina, Catherine Dezan, Christophe Jégo, Bernard Pottier:
Abstract Synthesis of Turbo Decoder Elements onto Reconfigurable Circuit. ERSA 2005: 263-266
2002
[c11]
- no documents available
  - no references & citations available
- export record
  dblp key:
  - conf/iwls/LagadecPVFD02
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/iwls/LagadecPVFD02
Loïc Lagadec, Bernard Pottier, Oscar Villellas, Erwan Fabiani, Catherine Dezan:
A LUT based Approach for High Level Synthesis on FPGAs. IWLS 2002: 167-172
1999
[c9]
- view
  authority control:
- export record
  dblp key:
  - conf/mse/DezanLP99
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/mse/DezanLP99
Catherine Dezan, Loïc Lagadec, Bernard Pottier:
Object Oriented Approach for Modeling Digital Circuits. MSE 1999: 51-52

a service of

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.