Allen C.-H. Wu

Name: dblp XML data dump
Creator: Schloss Dagstuhl - Leibniz Center for Informatics
Published: 1993
License: https://creativecommons.org/publicdomain/zero/1.0/
Keywords: dblp, XML, computer science, scholarly publications, metadata

◀ ▶ joint publications with Viraphol Chaiyakul

> Home > Persons > Allen C.-H. Wu

Publications

2000
[c29]
- view
  authority control:
- export record
  dblp key:
  - conf/aspdac/GajskiWCMNB00
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/aspdac/GajskiWCMNB00
Daniel Gajski, Allen C.-H. Wu, Viraphol Chaiyakul, Shojiro Mori, Tom Nukiyama, Pierre Bricaud:
Embedded tutorial: essential issues for IP reuse. ASP-DAC 2000: 37-42
1992
[c8]
- view
  authority control:
- export record
  dblp key:
  - conf/eurodac/ChaiyakulWG92
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/eurodac/ChaiyakulWG92
Viraphol Chaiyakul, Allen C.-H. Wu, Daniel D. Gajski:
Timing models for high-level synthesis. EURO-DAC 1992: 60-65
[c5]
- view
  authority control:
- export record
  dblp key:
  - conf/iccad/RamachandranKGWC92
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/iccad/RamachandranKGWC92
Champaka Ramachandran, Fadi J. Kurdahi, Daniel Gajski, Allen C.-H. Wu, Viraphol Chaiyakul:
Accurate layout area and delay modeling for system level design. ICCAD 1992: 355-361
1991
[c3]
- view
  authority control:
- export record
  dblp key:
  - conf/iccad/WuCG91
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/iccad/WuCG91
Allen C.-H. Wu, Viraphol Chaiyakul, Daniel Gajski:
Layout-Area Models for High-Level Synthesis. ICCAD 1991: 34-37

a service of

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.