Geng-Cing Lin

Name: dblp XML data dump
Creator: Schloss Dagstuhl - Leibniz Center for Informatics
Published: 1993
License: https://creativecommons.org/publicdomain/zero/1.0/
Keywords: dblp, XML, computer science, scholarly publications, metadata

◀ ▶ joint publications with Wei-Chiang Shih

> Home > Persons > Geng-Cing Lin

Publications

2012
[c6]
- view
  authority control:
- export record
  dblp key:
  - conf/apccas/WangLLTCJCLSLC12
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/apccas/WangLLTCJCLSLC12
Shao-Cheng Wang, Geng-Cing Lin, Yi-Wei Lin, Ming-Chien Tsai, Yi-Wei Chiu, Shyh-Jye Jou, Ching-Te Chuang, Nan-Chun Lien, Wei-Chiang Shih, Kuen-Di Lee, Jyun-Kai Chu:
Design and implementation of dynamic Word-Line pulse write margin monitor for SRAM. APCCAS 2012: 116-119
[c5]
- view
  authority control:
- export record
  dblp key:
  - conf/iscas/YangLHLCCCHJLLLSWLH12
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/iscas/YangLHLCCCHJLLLSWLH12
Hao-I Yang, Yi-Wei Lin, Mao-Chih Hsia, Geng-Cing Lin, Chi-Shin Chang, Yin-Nien Chen, Ching-Te Chuang, Wei Hwang, Shyh-Jye Jou, Nan-Chun Lien, Hung-Yu Li, Kuen-Di Lee, Wei-Chiang Shih, Ya-Ping Wu, Wen-Ta Lee, Chih-Chiang Hsu:
High-performance 0.6V VMIN 55nm 1.0Mb 6T SRAM with adaptive BL bleeder. ISCAS 2012: 1831-1834
[c4]
- view
  authority control:
- export record
  dblp key:
  - conf/iscas/LinWLTCJLSLC12
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/iscas/LinWLTCJLSLC12
Geng-Cing Lin, Shao-Cheng Wang, Yi-Wei Lin, Ming-Chien Tsai, Ching-Te Chuang, Shyh-Jye Jou, Nan-Chun Lien, Wei-Chiang Shih, Kuen-Di Lee, Jyun-Kai Chu:
An all-digital bit transistor characterization scheme for CMOS 6T SRAM array. ISCAS 2012: 2485-2488
[c2]
- view
  authority control:
- export record
  dblp key:
  - conf/vlsi-dat/LinTYLWCJHLLS12
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/vlsi-dat/LinTYLWCJHLLS12
Yi-Wei Lin, Ming-Chien Tsai, Hao-I Yang, Geng-Cing Lin, Shao-Cheng Wang, Ching-Te Chuang, Shyh-Jye Jou, Wei Hwang, Nan-Chun Lien, Kuen-Di Lee, Wei-Chiang Shih:
An all-digital Read Stability and Write Margin characterization scheme for CMOS 6T SRAM array. VLSI-DAT 2012: 1-4
2011
[c1]
- view
  authority control:
- export record
  dblp key:
  - conf/socc/YangYHLLCCLCCHJLLLSWLH11
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/socc/YangYHLLCCLCCHJLLLSWLH11
Hao-I Yang, Shih-Chi Yang, Mao-Chih Hsia, Yung-Wei Lin, Yi-Wei Lin, Chien-Hen Chen, Chi-Shin Chang, Geng-Cing Lin, Yin-Nien Chen, Ching-Te Chuang, Wei Hwang, Shyh-Jye Jou, Nan-Chun Lien, Hung-Yu Li, Kuen-Di Lee, Wei-Chiang Shih, Ya-Ping Wu, Wen-Ta Lee, Chih-Chiang Hsu:
A high-performance low VMIN 55nm 512Kb disturb-free 8T SRAM with adaptive VVSS control. SoCC 2011: 197-200

a service of

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.