Takuro Amashita

Name: dblp XML data dump
Creator: Schloss Dagstuhl - Leibniz Center for Informatics
Published: 1993
License: https://creativecommons.org/publicdomain/zero/1.0/
Keywords: dblp, XML, computer science, scholarly publications, metadata

◀ ▷ joint publications with Shusuke Yoshimoto

> Home > Persons > Takuro Amashita

Publications

2012
[j2]
- view
  authority control:
- export record
  dblp key:
  - journals/ieicet/YoshimotoAONYK12
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/ieicet/YoshimotoAONYK12
Shusuke Yoshimoto, Takuro Amashita, Shunsuke Okumura, Koji Nii, Masahiko Yoshimoto, Hiroshi Kawaguchi:
Bit-Error and Soft-Error Resilient 7T/14T SRAM with 150-nm FD-SOI Process. IEICE Trans. Fundam. Electron. Commun. Comput. Sci. 95-A(8): 1359-1365 (2012)
[j1]
- view
  authority control:
- export record
  dblp key:
  - journals/ieicet/YoshimotoAOKY12
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/ieicet/YoshimotoAOKY12
Shusuke Yoshimoto, Takuro Amashita, Shunsuke Okumura, Hiroshi Kawaguchi, Masahiko Yoshimoto:
Multiple-Bit-Upset and Single-Bit-Upset Resilient 8T SRAM Bitcell Layout with Divided Wordline Structure. IEICE Trans. Electron. 95-C(10): 1675-1681 (2012)
[c2]
- view
  authority control:
- export record
  dblp key:
  - conf/iolts/YoshimotoAYMYIKY12
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/iolts/YoshimotoAYMYIKY12
Shusuke Yoshimoto, Takuro Amashita, Masayoshi Yoshimura, Yusuke Matsunaga, Hiroto Yasuura, Shintaro Izumi, Hiroshi Kawaguchi, Masahiko Yoshimoto:
Neutron-induced soft error rate estimation for SRAM using PHITS. IOLTS 2012: 138-141
2011
[c1]
- view
  authority control:
- export record
  dblp key:
  - conf/iolts/YoshimotoAKTYMYKY11
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/iolts/YoshimotoAKTYMYKY11
Shusuke Yoshimoto, Takuro Amashita, D. Kozuwa, Taiga Takata, Masayoshi Yoshimura, Yusuke Matsunaga, Hiroto Yasuura, Hiroshi Kawaguchi, Masahiko Yoshimoto:
Multiple-bit-upset and single-bit-upset resilient 8T SRAM bitcell layout with divided wordline structure. IOLTS 2011: 151-156

a service of

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.