Ravi Sankar Prasad

Name: dblp XML data dump
Creator: Schloss Dagstuhl - Leibniz Center for Informatics
Published: 1993
License: https://creativecommons.org/publicdomain/zero/1.0/
Keywords: dblp, XML, computer science, scholarly publications, metadata

◀ ▶ joint publications with Swapna Banerjee

> Home > Persons > Ravi Sankar Prasad

Publications

2008
[c3]
- view
  authority control:
- export record
  dblp key:
  - conf/iscas/SarkarPDBB08
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/iscas/SarkarPDBB08
Santanu Sarkar, Ravi Sankar Prasad, Sanjoy Kumar Dey, Vinay Belde, Swapna Banerjee:
An 8-bit 1.8 V 500 MS/s CMOS DAC with a novel four-stage current steering architecture. ISCAS 2008: 149-152
2005
[c2]
- view
  authority control:
- export record
  dblp key:
  - conf/vlsid/HalderGPCB05
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/vlsid/HalderGPCB05
Samiran Halder, Arindrajit Ghosh, Ravi Sankar Prasad, Anirban Chatterjee, Swapna Banerjee:
A 160MSPS 8-Bit Pipeline Based ADC. VLSI Design 2005: 313-318
[c1]
- view
  authority control:
- export record
  dblp key:
  - conf/vlsid/HalderBGPCD05
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/vlsid/HalderBGPCD05
Samiran Halder, Swapna Banerjee, Arindrajit Ghosh, Ravi Sankar Prasad, Anirban Chatterjee, Sanjoy Kumar Dey:
A 10-Bit 80-MSPS 2.5-V 27.65-mW 0.185-mm² Segmented Current Steering CMOS DAC. VLSI Design 2005: 319-322

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.