| 2006 | ||
|---|---|---|
| c10 | Zaid Al-Ars, Said Hamdioui, A. J. van de Goor, Georgi Gaydadjiev, Jörg E. Vollrath: DRAM-Specific Space of Memory Tests. ITC 2006: 1-10 | |
| c9 | Jörg E. Vollrath, Jürg Schwizer, Marcin Gnat, Ralf Schneider, Bret Johnson: DDR2 DRAM Output Timing Optimization. MTDT 2006: 49-54 | |
| 2005 | ||
| c8 | Zaid Al-Ars, Said Hamdioui, Jörg E. Vollrath: Investigations of Faulty DRAM Behavior Using Electrical Simulation Versus an Analytical Approach. Asian Test Symposium 2005: 434-439 | |
| 2003 | ||
| j2 | Jörg E. Vollrath: Testing and Characterization of SDRAMs. IEEE Design & Test of Computers 20(1): 42-50 (2003) | |
| c7 | ||
| 2002 | ||
| c6 | ||
| 2001 | ||
| j1 | Jörg E. Vollrath, Ulf Lederer, Thomas Hladschik: Compressed Bit Fail Maps for Memory Fail Pattern Classification. J. Electronic Testing 17(3-4): 291-297 (2001) | |
| c5 | Jörg E. Vollrath, Randall Rooney: Pseudo fail bit map generation for RAMs during component test and burn-in in a manufacturing environment. ITC 2001: 768-775 | |
| 2000 | ||
| c4 | ||
| 1999 | ||
| c3 | ||
| 1998 | ||
| c2 | Jörg E. Vollrath, Markus Huebl, Ernst Stahl: Power Analysis of DRAMs. Asian Test Symposium 1998: 334-339 | |
| 1997 | ||
| c1 | ||
Colors in the list of coauthors
Last update Thu May 23 19:35:00 2013 CET by the DBLP Team —
Data released under the ODC-BY 1.0 license — See also our legal information page