Please note: This is a beta version of the new dblp website.
You can find the classic dblp view of this page here.
You can find the classic dblp view of this page here.
Cheng-Chi Tai
2010 – today
- 2012
[j4]Yen-Lin Pan, Cheng-Chi Tai, Dong-Shong Liang: Numerical Analysis of the Effect of Thin-Film Thickness and Material in Field Mapping of Eddy-Current Probes Using Photoinductive Technique. IEICE Transactions 95-C(1): 86-92 (2012)- 2010
- [j3]Cheng-Chi Tai, Yen-Lin Pan: Multiphysics Modeling and Analysis of the Photoinductive Imaging Effect for Crack Detection. IEEE T. Instrumentation and Measurement 59(2): 425-432 (2010)
2000 – 2009
- 2009
- [j2]Dong-Shong Liang, Kwang-Jow Gan, Cheng-Chi Tai, Cher-Shiung Tsai: Standard BiCMOS Implementation of a Two-Peak Negative Differential Resistance Circuit with High and Adjustable Peak-to-Valley Current Ratio. IEICE Transactions 92-C(5): 635-638 (2009)
- [c3]Dong-Shong Liang, Kwang-Jow Gan, Jenq-Jong Lu, Cheng-Chi Tai, Cher-Shiung Tsai, Geng-Huang Lan, Yaw-Hwang Chen: Multiple-Valued Memory Design by Standard BiCMOS Technique. CSIE (3) 2009: 596-599
- 2008
- [c2]Cheng-Chi Tai, Yen-Lin Pan: A Novel Multiphysics Sensoring Method Based on Thermal and EC Techniques and Its Application for Crack Inspection. SUTC 2008: 475-479
- 2006
- [j1]Ming-Kun Chen, Cheng-Chi Tai, Yu-Jung Huang: Nondestructive analysis of interconnection in two-die BGA using TDR. IEEE T. Instrumentation and Measurement 55(2): 400-405 (2006)
- [c1]Dong-Shong Liang, Cheng-Chi Tai, Kwang-Jow Gan, Cher-Shiung Tsai, Yaw-Hwang Chen: Design of AND and NAND Logic Gate Using NDR-BASED Circuit Suitable for CMOS Process. APCCAS 2006: 1325-1328
Coauthor Index
data released under the ODC-BY 1.0 license. See also our legal information page
last updated on 2012-09-10 15:54 CEST by the dblp team