Please note: This is a beta version of the new dblp website.
You can find the classic dblp view of this page here.
You can find the classic dblp view of this page here.
Hitoshi Sugihara
2010 – today
- 2010
[j2]Takashi Sato, Toshiki Kanamoto, Saiko Kobayashi, Nobuhiko Goto, Takao Sato, Hitoshi Sugihara, Hiroo Masuda: A New LDMOS Transistor Macro-Modeling for Accurately Predicting Bias Dependence of Gate-Overlap Capacitance. IEICE Transactions 93-A(9): 1605-1611 (2010)
1990 – 1999
- 1991
[j1]Hiroo Masuda, Jun'ichi Mano, Ryuichi Ikematsu, Hitoshi Sugihara, Yukio Aoki: A submicrometer MOS transistor I-V model for circuit simulation. IEEE Trans. on CAD of Integrated Circuits and Systems 10(2): 161-170 (1991)
data released under the ODC-BY 1.0 license. See also our legal information page
last updated on 2012-09-10 16:02 CEST by the dblp team



