Please note: This is a beta version of the new dblp website.
You can find the classic dblp view of this page here.
You can find the classic dblp view of this page here.
Robert M. Senger
2010 – today
- 2012
[j2]Dong Chen, Noel Eisley, Philip Heidelberger, Robert M. Senger, Yutaka Sugawara, Sameer Kumar, Valentina Salapura, David L. Satterfield, Burkhard D. Steinmacher-Burow, Jeffrey J. Parker: The IBM Blue Gene/Q Interconnection Fabric. IEEE Micro 32(1): 32-43 (2012)- [c12]Dong Chen, Noel Eisley, Philip Heidelberger, Sameer Kumar, Amith R. Mamidala, Fabrizio Petrini, Robert M. Senger, Yutaka Sugawara, Robert Walkup, Burkhard D. Steinmacher-Burow, Anamitra R. Choudhury, Yogish Sabharwal, Swati Singhal, Jeffrey J. Parker: Looking under the hood of the IBM blue gene/Q network. SC 2012: 69
- 2011
- [c11]Dong Chen, Noel Eisley, Philip Heidelberger, Robert M. Senger, Yutaka Sugawara, Sameer Kumar, Valentina Salapura, David L. Satterfield, Burkhard D. Steinmacher-Burow, Jeffrey J. Parker: The IBM Blue Gene/Q interconnection network and message unit. SC 2011: 26
2000 – 2009
- 2006
- [c10]Robert M. Senger, Eric D. Marsman, Michael S. McCorquodale, Richard B. Brown: A 16-bit, low-power microsystem with monolithic MEMS-LC clocking. ASP-DAC 2006: 94-95
- [c9]Eric D. Marsman, Robert M. Senger, Gordy A. Carichner, Sundus Kubba, Michael S. McCorquodale, Richard B. Brown: DSP architecture for cochlear implants. ISCAS 2006
- [c8]Robert M. Senger, Eric D. Marsman, Gordy A. Carichner, Sundus Kubba, Michael S. McCorquodale, Richard B. Brown: Low-latency, HDL-synthesizable dynamic clock frequency controller with self-referenced hybrid clocking. ISCAS 2006
- [c7]Harmander Deogun, Robert M. Senger, Dennis Sylvester, Richard B. Brown, Kevin J. Nowka: A dual-VDD boosted pulsed bus technique for low power and low leakage operation. ISLPED 2006: 73-78
- 2005
- [j1]Rajiv A. Ravindran, Robert M. Senger, Eric D. Marsman, Ganesh S. Dasika, Matthew R. Guthaus, Scott A. Mahlke, Richard B. Brown: Partitioning Variables across Register Windows to Reduce Spill Code in a Low-Power Processor. IEEE Trans. Computers 54(8): 998-1012 (2005)
- [c6]Rajiv A. Ravindran, Pracheeti D. Nagarkar, Ganesh S. Dasika, Eric D. Marsman, Robert M. Senger, Scott A. Mahlke, Richard B. Brown: Compiler Managed Dynamic Instruction Placement in a Low-Power Code Cache. CGO 2005: 179-190
- [c5]Robert M. Senger, Eric D. Marsman, Michael S. McCorquodale: A 16-bit low-power microcontroller with monolithic MEMS-LC clocking. ISCAS (1) 2005: 624-627
- 2003
- [c4]Rajiv A. Ravindran, Robert M. Senger, Eric D. Marsman, Ganesh S. Dasika, Matthew R. Guthaus, Scott A. Mahlke, Richard B. Brown: Increasing the number of effective registers in a low-power processor using a windowed register file. CASES 2003: 125-136
- [c3]Robert M. Senger, Eric D. Marsman, Michael S. McCorquodale, Fadi H. Gebara, Keith L. Kraver, Matthew R. Guthaus, Richard B. Brown: A 16-bit mixed-signal microsystem with integrated CMOS-MEMS clock reference. DAC 2003: 520-525
- [c2]Michael S. McCorquodale, Fadi H. Gebara, Keith L. Kraver, Eric D. Marsman, Robert M. Senger, Richard B. Brown: A Top-Down Microsystems Design Methodology and Associated Challenges . DATE 2003: 20292-20296
- [c1]Michael S. McCorquodale, Eric D. Marsman, Robert M. Senger, Fadi H. Gebara, Richard B. Brown: Microsystem and SoC Design with UMIPS. VLSI-SOC 2003: 324-
Coauthor Index
data released under the ODC-BY 1.0 license. See also our legal information page
last updated on 2012-11-16 01:01 CET by the dblp team