Please note: This is a beta version of the new dblp website.
You can find the classic dblp view of this page here.
You can find the classic dblp view of this page here.
Clemens Schlachta
2000 – 2009
- 2006
[c6]Clemens Schlachta, Manfred Glesner: A CMOS Compatible Charge Recovery Logic Family for Low Supply Voltages. PATMOS 2006: 563-572- 2005
- [c5]Peter Zipf, Oliver Soffke, Andre Schumacher, Clemens Schlachta, Radu Dogaru, Manfred Glesner: A Hardware-in-the-Loop System to Evaluate the Performance of Small-World Cellular Automata. FPL 2005: 335-340
- [c4]Clemens Schlachta, Oliver Soffke, Peter Zipf, Manfred Glesner: Eine weiterentwickelte quasi-statische adiabatische Logikfamilie. GI Jahrestagung (1) 2005: 448
- 2004
- [c3]Tudor Murgan, Alberto García Ortiz, Clemens Schlachta, Heiko Zimmer, Mihail Petrov, Manfred Glesner: On Timing and Power Consumption in Inductively Coupled On-Chip Interconnects. PATMOS 2004: 819-828
- [c2]Tudor Murgan, Clemens Schlachta, Mihail Petrov, Leandro Soares Indrusiak, Alberto García Ortiz, Manfred Glesner, Ricardo A. L. Reis: Accurate capture of timing parameters in inductively-coupled on-chip interconnects. SBCCI 2004: 117-122
- 2003
- [c1]Thilo Pionteck, Lukusa D. Kabulepa, Clemens Schlachta, Manfred Glesner: Reconfiguration requirements for high speed wireless communication systems. FPT 2003: 118-125
Coauthor Index
data released under the ODC-BY 1.0 license. See also our legal information page
last updated on 2012-11-27 23:51 CET by the dblp team