Please note: This is a beta version of the new dblp website.
You can find the classic dblp view of this page here.
You can find the classic dblp view of this page here.
Nazar A. Saqib
2000 – 2009
- 2007
[j3]Francisco Rodríguez-Henríquez, Guillermo Morales-Luna, Nazar A. Saqib, Nareli Cruz Cortés: Parallel Itoh-Tsujii multiplicative inversion algorithm for a special class of trinomials. Des. Codes Cryptography 45(1): 19-37 (2007)- [c6]Francisco Rodríguez-Henríquez, Guillermo Morales-Luna, Nazar A. Saqib, Nareli Cruz Cortés: A Parallel Version of the Itoh-Tsujii Multiplicative Inversion Algorithm. ARC 2007: 226-237
- 2006
- [i1]Francisco Rodríguez-Henríquez, Guillermo Morales-Luna, Nazar A. Saqib, Nareli Cruz Cortés: Parallel Itoh-Tsujii Multiplicative Inversion Algorithm for a Special Class of Trinomials. IACR Cryptology ePrint Archive 2006: 35 (2006)
- 2005
- [j2]Nazar A. Saqib, Francisco Rodríguez-Henríquez, Arturo Díaz-Pérez: A reconfigurable processor for high speed point multiplication in elliptic curves. IJES 1(3/4): 237-249 (2005)
- [c5]Francisco Rodríguez-Henríquez, Nazar A. Saqib, Nareli Cruz Cortés: A Fast Implementation of Multiplicative Inversion Over GF(2m). ITCC (1) 2005: 574-579
- 2004
- [j1]Francisco Rodríguez-Henríquez, Nazar A. Saqib, Arturo Díaz-Pérez: A fast parallel implementation of elliptic curve point multiplication over GF(2m). Microprocessors and Microsystems 28(5-6): 329-339 (2004)
- [c4]Nazar A. Saqib, Francisco Rodríguez-Henríquez, Arturo Díaz-Pérez: A Parallel Architecture for Fast Computation of Elliptic Curve Scalar Multiplication over GF(2^m). IPDPS 2004
- [c3]Nazar A. Saqib, Francisco Rodríguez-Henríquez, Arturo Díaz-Pérez: A Parallel Architecture for Computing Scalar Multiplication on Hessian Elliptic Curves. ITCC (2) 2004: 493-497
- 2003
- [c2]Nazar A. Saqib, Francisco Rodríguez-Henríquez, Arturo Díaz-Pérez: AES Algorithm Implementation-An efficient approach for Sequential and Pipeline Architectures. ENC 2003: 126-130
- [c1]Nazar A. Saqib, Francisco Rodríguez-Henríquez, Arturo Díaz-Pérez: Two Approaches for a Single-Chip FPGA Implementation of an Encryptor/Decryptor AES Core. FPL 2003: 303-312
data released under the ODC-BY 1.0 license. See also our legal information page
last updated on 2012-09-10 16:01 CEST by the dblp team