| 2012 | ||
|---|---|---|
| c4 | Kiyoto Ito, Makoto Saen, Kenichi Osada: Scalable robotic-hand control system based on a hierarchical multi-processor architecture adopting a large number of tactile sensors. IROS 2012: 14-19 | |
| 2010 | ||
| j2 | Makoto Saen, Kenichi Osada, Yasuyuki Okuma, Kiichi Niitsu, Yasuhisa Shimazaki, Yasufumi Sugimori, Yoshinori Kohama, Kazutaka Kasuga, Itaru Nonomura, Naohiko Irie, Toshihiro Hattori, Atsushi Hasegawa, Tadahiro Kuroda: 3-D System Integration of Processor and Multi-Stacked SRAMs Using Inductive-Coupling Link. J. Solid-State Circuits 45(4): 856-862 (2010) | |
| j1 | Masafumi Onouchi, Yusuke Kanno, Makoto Saen, Shigenobu Komatsu, Yoshihiko Yasu, Koichiro Ishibashi: A Low-Power Wide-Range Clock Synchronizer With Predictive-Delay-Adjustment Scheme for Continuous Voltage Scaling in DVFS. J. Solid-State Circuits 45(11): 2312-2320 (2010) | |
| c3 | Kiyoto Ito, Makoto Saen, Kenichi Osada, Tomoyuki Kodama, Hiroyuki Mizuno: Hierarchical 3D interconnection architecture with tightly-coupled processor-memory integration. 3DIC 2010: 1-6 | |
| 2009 | ||
| c2 | Kiichi Niitsu, Yasuhisa Shimazaki, Yasufumi Sugimori, Yoshinori Kohama, Kazutaka Kasuga, Itaru Nonomura, Makoto Saen, Shigenobu Komatsu, Kenichi Osada, Naohiko Irie, Toshihiro Hattori, Atsushi Hasegawa, Tadahiro Kuroda: An inductive-coupling link for 3D integration of a 90nm CMOS processor and a 65nm CMOS SRAM. ISSCC 2009: 480-481 | |
| 2004 | ||
| c1 | Makoto Saen, Motohiro Nakagawa, Junichi Nishimoto, Tomoyuki Kodama, Fumio Arakawa: Transparent SOC: on-chip analyzing techniques and implementation for embedded processor. SoCC 2004: 51-54 | |
Data released under the ODC-BY 1.0 license — See also our legal information page