Please note: This is a beta version of the new dblp website.
You can find the classic dblp view of this page here.
You can find the classic dblp view of this page here.
Tarvo Raudvere
2000 – 2009
- 2008
[j1]Tarvo Raudvere, Ingo Sander, Axel Jantsch: Application and Verification of Local Nonsemantic-Preserving Transformations in System Design. IEEE Trans. on CAD of Integrated Circuits and Systems 27(6): 1091-1103 (2008)- 2007
[c5]Tarvo Raudvere, Ingo Sander, Axel Jantsch: Synchronization after design refinements with sensitive delay elements. CODES+ISSS 2007: 21-26
[c4]Tarvo Raudvere, Ingo Sander, Axel Jantsch: A synchronization algorithm for local temporal refinements in perfectly synchronous models with nested feedback loops. ACM Great Lakes Symposium on VLSI 2007: 353-358- 2005
[c3]Tarvo Raudvere, Ashish Kumar Singh, Ingo Sander, Axel Jantsch: System level verification of digital signal processing applications based on the polynomial abstraction technique. ICCAD 2005: 285-290- 2004
[c2]Tarvo Raudvere, Ashish Kumar Singh, Ingo Sander, Axel Jantsch: Polynomial Abstraction for Verification of Sequentially Implemented Combinational Circuits. DATE 2004: 690-691- 2003
[c1]Tarvo Raudvere, Ingo Sander, Ashish Kumar Singh, Axel Jantsch: Verification of design decisions in ForSyDe. CODES+ISSS 2003: 176-181
data released under the ODC-BY 1.0 license. See also our legal information page
last updated on 2012-09-10 15:54 CEST by the dblp team



