Please note: This is a beta version of the new dblp website.
You can find the classic dblp view of this page here.
You can find the classic dblp view of this page here.
J. Ramanujam
2010 – today
- 2013
[c96]Thomas Henretty, Richard Veras, Franz Franchetti, Louis-Noël Pouchet, J. Ramanujam, P. Sadayappan: A stencil compiler for short-vector SIMD architectures. ICS 2013: 13-24- 2012
- [j38]Hassan Salamy, J. Ramanujam: Code Size Reduction for Array Intensive Applications on Digital Signal Processors. Journal of Circuits, Systems, and Computers 21(3) (2012)
- [j37]Qingda Lu, Xiaoyang Gao, Sriram Krishnamoorthy, Gerald Baumgartner, J. Ramanujam, P. Sadayappan: Empirical performance model-driven data layout optimization and library call selection for tensor contraction expressions. J. Parallel Distrib. Comput. 72(3): 338-352 (2012)
- [j36]Hassan Salamy, J. Ramanujam: An Effective Solution to Task Scheduling and Memory Partitioning for Multiprocessor System-on-Chip. IEEE Trans. on CAD of Integrated Circuits and Systems 31(5): 717-725 (2012)
- [j35]Hassan Salamy, J. Ramanujam: Storage Optimization through Offset Assignment with Variable Coalescing. ACM Trans. Embedded Comput. Syst. 11(S1): 16 (2012)
- [j34]Hassan Salamy, J. Ramanujam: An ILP solution to address code generation for embedded applications on digital signal processors. ACM Trans. Design Autom. Electr. Syst. 17(3): 28 (2012)
- [c95]Jun Shirako, Kamal Sharma, Naznin Fauzia, Louis-Noël Pouchet, J. Ramanujam, P. Sadayappan, Vivek Sarkar: Analytical Bounds for Optimal Tile Size Selection. CC 2012: 101-121
- [c94]Mahesh Ravishankar, John Eisenlohr, Louis-Noël Pouchet, J. Ramanujam, Atanas Rountev, P. Sadayappan: Code generation for parallel execution of a class of irregular loops on distributed memory systems. SC 2012: 72
- [e2]J. Ramanujam, P. Sadayappan (Eds.): Proceedings of the 17th ACM SIGPLAN Symposium on Principles and Practice of Parallel Programming, PPOPP 2012, New Orleans, LA, USA, February 25-29, 2012. ACM 2012, ISBN 978-1-4503-1160-1
- 2011
- [c93]Thomas Henretty, Kevin Stock, Louis-Noël Pouchet, Franz Franchetti, J. Ramanujam, P. Sadayappan: Data Layout Transformation for Stencil Computations on Short-Vector SIMD Architectures. CC 2011: 225-245
- [c92]Sanket Tavarageri, Louis-Noël Pouchet, J. Ramanujam, Atanas Rountev, P. Sadayappan: Dynamic selection of tile sizes. HiPC 2011: 1-10
- [c91]Louis-Noël Pouchet, Uday Bondhugula, Cédric Bastoul, Albert Cohen, J. Ramanujam, P. Sadayappan, Nicolas Vasilache: Loop transformations: convexity, pruning and optimization. POPL 2011: 549-562
- 2010
- [c90]Muthu Manikandan Baskaran, J. Ramanujam, P. Sadayappan: Automatic C-to-CUDA Code Generation for Affine Programs. CC 2010: 244-263
- [c89]Muthu Manikandan Baskaran, Albert Hartono, Sanket Tavarageri, Thomas Henretty, J. Ramanujam, P. Sadayappan: Parameterized tiling revisited. CGO 2010: 200-209
- [c88]Albert Hartono, Muthu Manikandan Baskaran, J. Ramanujam, Ponnuswamy Sadayappan: DynTile: Parametric tiled loop generation for parallel execution on multicore processors. IPDPS 2010: 1-12
- [c87]Louis-Noël Pouchet, Uday Bondhugula, Cédric Bastoul, Albert Cohen, J. Ramanujam, P. Sadayappan: Combined Iterative and Model-driven Optimization in an Automatic Parallelization Framework. SC 2010: 1-11
2000 – 2009
- 2009
- [c86]Qingda Lu, Christophe Alias, Uday Bondhugula, Thomas Henretty, Sriram Krishnamoorthy, J. Ramanujam, Atanas Rountev, P. Sadayappan, Yongjian Chen, Haibo Lin, Tin-fook Ngai: Data Layout Transformation for Enhancing Data Locality on NUCA Chip Multiprocessors. PACT 2009: 348-357
- [c85]Hassan Salamy, J. Ramanujam: A Framework for Task Scheduling and Memory Partitioning for Multi-Processor System-on-Chip. HiPEAC 2009: 263-277
- [c84]Albert Hartono, Muthu Manikandan Baskaran, Cédric Bastoul, Albert Cohen, Sriram Krishnamoorthy, Boyana Norris, J. Ramanujam, P. Sadayappan: Parametric multi-level tiling of imperfectly nested loops. ICS 2009: 147-157
- [c83]Muthu Manikandan Baskaran, Nagavijayalakshmi Vydyanathan, Uday Bondhugula, J. Ramanujam, Atanas Rountev, P. Sadayappan: Compiler-assisted dynamic scheduling for effective parallelization of loop nests on multicore processors. PPOPP 2009: 219-228
- 2008
- [c82]Uday Bondhugula, Muthu Manikandan Baskaran, Sriram Krishnamoorthy, J. Ramanujam, Atanas Rountev, P. Sadayappan: Automatic Transformations for Communication-Minimized Parallelization and Locality Optimization in the Polyhedral Model. CC 2008: 132-146
- [c81]Hassan Salamy, J. Ramanujam: Optimal address register allocation for arrays in DSP applications. ESTImedia 2008: 67-72
- [c80]Hassan Salamy, J. Ramanujam: Storage optimization through code size reduction for digital signal processors. ESTImedia 2008: 107-112
- [c79]Jinpyo Hong, J. Ramanujam: Address Register Allocation in Digital Signal Processors. ICESS 2008: 331-337
- [c78]Jinpyo Hong, J. Ramanujam: Scheduling DAGs for Fixed-point DSP Processors by Using Worm Partitions. ICESS 2008: 567-574
- [c77]Muthu Manikandan Baskaran, Uday Bondhugula, Sriram Krishnamoorthy, J. Ramanujam, Atanas Rountev, P. Sadayappan: A compiler framework for optimization of affine loop nests for gpgpus. ICS 2008: 225-234
- [c76]Uday Bondhugula, Muthu Manikandan Baskaran, Albert Hartono, Sriram Krishnamoorthy, J. Ramanujam, Atanas Rountev, P. Sadayappan: Towards effective automatic parallelization for multicore systems. IPDPS 2008: 1-5
- [c75]Uday Bondhugula, Albert Hartono, J. Ramanujam, P. Sadayappan: A practical automatic polyhedral parallelizer and locality optimizer. PLDI 2008: 101-113
- [c74]Muthu Manikandan Baskaran, Uday Bondhugula, Sriram Krishnamoorthy, J. Ramanujam, Atanas Rountev, P. Sadayappan: Automatic data movement and computation mapping for multi-level parallel architectures with explicitly managed memories. PPOPP 2008: 1-10
- 2007
- [j33]Xiaoyang Gao, Sriram Krishnamoorthy, Swarup Kumar Sahoo, Chi-Chung Lam, Gerald Baumgartner, J. Ramanujam, P. Sadayappan: Efficient search-space pruning for integrated fusion and tiling transformations. Concurrency and Computation: Practice and Experience 19(18): 2425-2443 (2007)
- [c73]
- [c72]Sriram Krishnamoorthy, Muthu Manikandan Baskaran, Uday Bondhugula, J. Ramanujam, Atanas Rountev, P. Sadayappan: Effective automatic parallelization of stencil computations. PLDI 2007: 235-244
- [c71]Uday Bondhugula, J. Ramanujam, P. Sadayappan: Automatic mapping of nested loops to FPGAS. PPOPP 2007: 101-111
- [c70]Sai Pinnepalli, Jinpyo Hong, J. Ramanujam, Doris L. Carver: Code Size Optimization for Embedded Processors using Commutative Transformations. RTCSA 2007: 409-416
- 2006
- [j32]Sandhya Krishnan, Sriram Krishnamoorthy, Gerald Baumgartner, Chi-Chung Lam, J. Ramanujam, P. Sadayappan, Venkatesh Choppella: Efficient synthesis of out-of-core algorithms using a nonlinear optimization solver. J. Parallel Distrib. Comput. 66(5): 659-673 (2006)
- [j31]Guilin Chen, Mahmut T. Kandemir, Mary Jane Irwin, J. Ramanujam: Reducing code size through address register assignment. ACM Trans. Embedded Comput. Syst. 5(1): 225-258 (2006)
- [j30]Mahmut T. Kandemir, J. Ramanujam, Ugur Sezer: Improving the energy behavior of block buffering using compiler optimizations. ACM Trans. Design Autom. Electr. Syst. 11(1): 228-250 (2006)
- [j29]J. Ramanujam, Jinpyo Hong, Mahmut T. Kandemir, Amit Narayan, A. Agarwal: Estimating and reducing the memory requirements of signal processing codes for embedded systems. IEEE Transactions on Signal Processing 54(1): 286-294 (2006)
- [c69]Albert Hartono, Qingda Lu, Xiaoyang Gao, Sriram Krishnamoorthy, Marcel Nooijen, Gerald Baumgartner, David E. Bernholdt, Venkatesh Choppella, Russell M. Pitzer, J. Ramanujam, Atanas Rountev, P. Sadayappan: Identifying Cost-Effective Common Subexpressions to Reduce Operation Count in Tensor Contraction Evaluations. International Conference on Computational Science (1) 2006: 267-275
- [c68]A. Allam, J. Ramanujam, Gerald Baumgartner, P. Sadayappan: Memory minimization for tensor contractions using integer linear programming. IPDPS 2006
- [c67]Hassan Salamy, J. Ramanujam: An Effective Heuristic for Simple Offset Assignment with Variable Coalescing. LCPC 2006: 158-172
- [e1]Eduard Ayguadé, Gerald Baumgartner, J. Ramanujam, P. Sadayappan (Eds.): Languages and Compilers for Parallel Computing, 18th International Workshop, LCPC 2005, Hawthorne, NY, USA, October 20-22, 2005, Revised Selected Papers. Lecture Notes in Computer Science 4339, Springer 2006, ISBN 978-3-540-69329-1
- 2005
- [c66]Albert Hartono, Alexander Sibiryakov, Marcel Nooijen, Gerald Baumgartner, David E. Bernholdt, So Hirata, Chi-Chung Lam, Russell M. Pitzer, J. Ramanujam, P. Sadayappan: Automated Operation Minimization of Tensor Contraction Expressions in Electronic Structure Calculations. International Conference on Computational Science (1) 2005: 155-164
- [c65]Xiaoyang Gao, Sriram Krishnamoorthy, Swarup Kumar Sahoo, Chi-Chung Lam, Gerald Baumgartner, J. Ramanujam, P. Sadayappan: Efficient Search-Space Pruning for Integrated Fusion and Tiling Transformations. LCPC 2005: 215-229
- [c64]Xiaoyang Gao, Swarup Kumar Sahoo, Chi-Chung Lam, J. Ramanujam, Qingda Lu, Gerald Baumgartner, P. Sadayappan: Performance modeling and optimization of parallel out-of-core tensor contractions. PPOPP 2005: 266-276
- 2004
- [j28]Mahmut T. Kandemir, J. Ramanujam, Mary Jane Irwin, Narayanan Vijaykrishnan, Ismail Kadayif, Amisha Parikh: A compiler-based approach for dynamically managing scratch-pad memories in embedded systems. IEEE Trans. on CAD of Integrated Circuits and Systems 23(2): 243-260 (2004)
- [c63]Sandhya Krishnan, Sriram Krishnamoorthy, Gerald Baumgartner, Chi-Chung Lam, J. Ramanujam, P. Sadayappan, Venkatesh Choppella: Efficient Synthesis of Out-of-Core Algorithms Using a Nonlinear Optimization Solver. IPDPS 2004
- [c62]Qingda Lu, Xiaoyang Gao, Sriram Krishnamoorthy, Gerald Baumgartner, J. Ramanujam, P. Sadayappan: Empirical Performance-Model Driven Data Layout Optimization. LCPC 2004: 72-86
- 2003
- [j27]Mahmut T. Kandemir, Alok N. Choudhary, J. Ramanujam, Prithviraj Banerjee: Reducing False Sharing and Improving Spatial Locality in a Unified Compilation Framework. IEEE Trans. Parallel Distrib. Syst. 14(4): 337-354 (2003)
- [c61]Mahmut T. Kandemir, Mary Jane Irwin, Guilin Chen, J. Ramanujam: Address Register Assignment for Reducing Code Size. CC 2003: 273-289
- [c60]Sandhya Krishnan, Sriram Krishnamoorthy, Gerald Baumgartner, Daniel Cociorva, Chi-Chung Lam, P. Sadayappan, J. Ramanujam, David E. Bernholdt, Venkatesh Choppella: Data Locality Optimization for Synthesis of Efficient Out-of-Core Algorithms. HiPC 2003: 406-417
- [c59]Daniel Cociorva, Xiaoyang Gao, Sandhya Krishnan, Gerald Baumgartner, Chi-Chung Lam, P. Sadayappan, J. Ramanujam: Global Communication Optimization for Tensor Contraction Expressions under Memory Constraints. IPDPS 2003: 37
- [c58]Alina Bibireata, Sandhya Krishnan, Gerald Baumgartner, Daniel Cociorva, Chi-Chung Lam, P. Sadayappan, J. Ramanujam, David E. Bernholdt, Venkatesh Choppella: Memory-Constrained Data Locality Optimization for Tensor Contractions. LCPC 2003: 93-108
- 2002
- [j26]Mahmut T. Kandemir, Alok N. Choudhary, J. Ramanujam: An I/O-Conscious Tiling Strategy for Disk-Resident Data Sets. The Journal of Supercomputing 21(3): 257-284 (2002)
- [c57]Mahmut T. Kandemir, J. Ramanujam, Alok N. Choudhary: Exploiting shared scratch pad memory space in embedded multiprocessor systems. DAC 2002: 219-224
- [c56]Gerald Baumgartner, David E. Bernholdt, Daniel Cociorva, Chi-Chung Lam, J. Ramanujam, Robert J. Harrison, Marcel Nooijen, P. Sadayappan: A Performance Optimization Framework for Compilation of Tensor Contraction Expressions into Parallel Programs. IPDPS 2002
- [c55]Daniel Cociorva, Gerald Baumgartner, Chi-Chung Lam, P. Sadayappan, J. Ramanujam: Memory-Constrained Communication Minimization for a Class of Array Computations. LCPC 2002: 1-15
- [c54]Daniel Cociorva, Gerald Baumgartner, Chi-Chung Lam, P. Sadayappan, J. Ramanujam, Marcel Nooijen, David E. Bernholdt, Robert J. Harrison: Space-Time Trade-Off Optimization for a Class of Electronic Structure Calculations. PLDI 2002: 177-186
- [c53]Gerald Baumgartner, David E. Bernholdt, Daniel Cociorva, Robert J. Harrison, So Hirata, Chi-Chung Lam, Marcel Nooijen, Russell M. Pitzer, J. Ramanujam, P. Sadayappan: A high-level approach to synthesis of high-performance codes for quantum chemistry. SC 2002: 1-10
- [c52]J. Ramanujam, Sandeep Deshpande, Jinpyo Hong, Mahmut T. Kandemir: A Heuristic for Clock Selection in High-Level Synthesis. VLSI Design 2002: 414-419
- [c51]J. Ramanujam, Satish Krishnamurthy, Jinpyo Hong, Mahmut T. Kandemir: Address Code and Arithmetic Optimizations for Embedded Systems. VLSI Design 2002: 619-624
- [c50]N. E. Crosbie, Mahmut T. Kandemir, Ibrahim Kolcu, J. Ramanujam, Alok N. Choudhary: Strategies for Improving Data Locality in Embedded Applications. VLSI Design 2002: 631-
- [p1]
- 2001
- [j25]Mahmut T. Kandemir, J. Ramanujam: Data Relation Vectors: A New Abstraction for Data Optimizations. IEEE Trans. Computers 50(8): 798-810 (2001)
- [j24]Mahmut T. Kandemir, J. Ramanujam, Alok N. Choudhary, Prithviraj Banerjee: A Layout-Conscious Iteration Space Transformation Technique. IEEE Trans. Computers 50(12): 1321-1336 (2001)
- [j23]Siddharth Rele, Vipin Jain, Santosh Pande, J. Ramanujam: Compact and efficient code generation through program restructuringon limited memory embedded DSPs. IEEE Trans. on CAD of Integrated Circuits and Systems 20(4): 477-494 (2001)
- [j22]M. Narasimhan, J. Ramanujam: A fast approach to computing exact solutions to the resource-constrained scheduling problem. ACM Trans. Design Autom. Electr. Syst. 6(4): 490-500 (2001)
- [j21]Mahmut T. Kandemir, Prithviraj Banerjee, Alok N. Choudhary, J. Ramanujam, Eduard Ayguadé: Static and Dynamic Locality Optimizations Using Integer Linear Programming. IEEE Trans. Parallel Distrib. Syst. 12(9): 922-941 (2001)
- [c49]J. Ramanujam: Integer Lattice Based Methods for Local Address Generation for Block-Cyclic Distributions. Compiler Optimizations for Scalable Parallel Systems Languages 2001: 597-648
- [c48]J. Ramanujam, Jinpyo Hong, Mahmut T. Kandemir, Amit Narayan: Reducing Memory Requirements of Nested Loops for Embedded Systems. DAC 2001: 359-364
- [c47]Mahmut T. Kandemir, J. Ramanujam, Mary Jane Irwin, Narayanan Vijaykrishnan, Ismail Kadayif, Amisha Parikh: Dynamic Management of Scratch-Pad Memory Space. DAC 2001: 690-695
- [c46]Daniel Cociorva, J. W. Wilkins, Gerald Baumgartner, P. Sadayappan, J. Ramanujam, Marcel Nooijen, David E. Bernholdt, Robert J. Harrison: Towards Automatic Synthesis of High-Performance Codes for Electronic Structure Calculations: Data Locality Optimization. HiPC 2001: 237-248
- [c45]Daniel Cociorva, J. W. Wilkins, Chi-Chung Lam, Gerald Baumgartner, J. Ramanujam, P. Sadayappan: Loop optimization for a class of memory-constrained computations. ICS 2001: 103-113
- [c44]Mahmut T. Kandemir, J. Ramanujam, Ugur Sezer: Compiler support for block buffering. ISLPED 2001: 76-79
- [c43]Ismail Kadayif, Mahmut T. Kandemir, Narayanan Vijaykrishnan, Mary Jane Irwin, J. Ramanujam: Morphable Cache Architectures: Potential Benefits. LCTES/OM 2001: 128-137
- 2000
- [j20]Mahmut T. Kandemir, J. Ramanujam, Alok N. Choudhary: Compiler Algorithms for Optimizing Locality and Parallelism on Shared and Distributed-Memory Machines. J. Parallel Distrib. Comput. 60(8): 924-965 (2000)
- [j19]Mahmut T. Kandemir, Alok N. Choudhary, J. Ramanujam, Meenakshi A. Kandaswamy: A Unified Framework for Optimizing Locality, Parallelism, and Communication in Out-of-Core Computations. IEEE Trans. Parallel Distrib. Syst. 11(7): 648-668 (2000)
- [j18]Mahmut T. Kandemir, Alok N. Choudhary, Prithviraj Banerjee, J. Ramanujam, U. Nagaraj Shenoy: Minimizing Data and Synchronization Costs in One-Way Communication. IEEE Trans. Parallel Distrib. Syst. 11(12): 1232-1251 (2000)
- [c42]Mahmut T. Kandemir, J. Ramanujam: Data Relation Vectors: A New Abstraction for Data Optimizations. IEEE PACT 2000: 227-236
- [c41]M. Narasimhan, J. Ramanujam: On lower bounds for scheduling problems in high-level synthesis. DAC 2000: 546-551
- [c40]Sunil Atri, J. Ramanujam, Mahmut T. Kandemir: Improving Offset Assignment on Embedded Processors Using Transformations. HiPC 2000: 367-374
- [c39]Sunil Atri, J. Ramanujam, Mahmut T. Kandemir: Improving Offset Assignment for Embedded Processors. LCPC 2000: 158-172
1990 – 1999
- 1999
- [j17]Mahmut T. Kandemir, Alok N. Choudhary, J. Ramanujam, Prithviraj Banerjee: A Matrix-Based Approach to Global Locality Optimization. J. Parallel Distrib. Comput. 58(2): 190-235 (1999)
- [j16]Mahmut T. Kandemir, J. Ramanujam, Alok N. Choudhary: Improving Cache Locality by a Combination of Loop and Data Transformation. IEEE Trans. Computers 48(2): 159-167 (1999)
- [j15]Mahmut T. Kandemir, Prithviraj Banerjee, Alok N. Choudhary, J. Ramanujam, U. Nagaraj Shenoy: A global communication optimization technique based on data-flow analysis and linear algebra. ACM Trans. Program. Lang. Syst. 21(6): 1251-1297 (1999)
- [j14]Mahmut T. Kandemir, Alok N. Choudhary, U. Nagaraj Shenoy, Prithviraj Banerjee, J. Ramanujam: A Linear Algebra Framework for Automatic Determination of Optimal Data Layouts. IEEE Trans. Parallel Distrib. Syst. 10(2): 115-135 (1999)
- [c38]Mahmut T. Kandemir, Alok N. Choudhary, J. Ramanujam, Prithviraj Banerjee: On Reducing False Sharing while Improving Locality on Shared Memory Multiprocessors. IEEE PACT 1999: 203-211
- [c37]Mahmut T. Kandemir, Alok N. Choudhary, J. Ramanujam: I/O-Conscious Tiling for Disk-Resident Data Sets. Euro-Par 1999: 430-439
- [c36]Mahmut T. Kandemir, Alok N. Choudhary, J. Ramanujam: Restructuring I/O-Intensive Computations for Locality. HPCN Europe 1999: 1097-1106
- [c35]Mahmut T. Kandemir, Alok N. Choudhary, J. Ramanujam, Prithviraj Banerjee: A Framework for Interprocedural Locality Optimization Using Both Loop and Data Layout Transformations. ICPP 1999: 95-102
- [c34]Mahmut T. Kandemir, Alok N. Choudhary, J. Ramanujam: Compiler Optimizations for I/O-Intensive Computations. ICPP 1999: 164-171
- [c33]Mahmut T. Kandemir, Prithviraj Banerjee, Alok N. Choudhary, J. Ramanujam, Eduard Ayguadé: An integer linear programming approach for optimizing cache locality. International Conference on Supercomputing 1999: 500-509
- [c32]Mahmut T. Kandemir, Alok N. Choudhary, J. Ramanujam, Prithviraj Banerjee: A Graph Based Framework to Detect Optimal Memory Layouts for Improving Data Locality. IPPS/SPDP 1999: 738-743
- [c31]Vipin Jain, Siddharth Rele, Santosh Pande, J. Ramanujam: Code Restructuring for Improving Real Time Response through Code Speed, Size Trade-offs on Limited Memory Embedded DSPs. LCPC 1999: 459-463
- [c30]Mahmut T. Kandemir, Alok N. Choudhary, J. Ramanujam, Prithviraj Banerjee: Improving Locality Using a Graph-Based Technique for Detecting Memory Layouts of Arrays. PPSC 1999
- 1998
- [j13]P. Sadayappan, Fikret Erçal, J. Ramanujam: Partitioning Graphs on Message-Passing Machines by Pairwise Mincut. Inf. Sci. 111(1-4): 223-237 (1998)
- [j12]Mahmut T. Kandemir, Alok N. Choudhary, J. Ramanujam, Meenakshi A. Kandaswamy: Locality Optimization Algorithms for Compilation of Out-of-Core Codes. J. Inf. Sci. Eng. 14(1): 107-138 (1998)
- [j11]Mahmut T. Kandemir, Alok N. Choudhary, J. Ramanujam, Rajesh Bordawekar: Compilation Techniques for Out-of-Core Parallel Computations. Parallel Computing 24(3-4): 597-628 (1998)
- [c29]Mahmut T. Kandemir, Alok N. Choudhary, J. Ramanujam, Prithviraj Banerjee: A Matrix-Based Approach to the Global Locality Optimization Problem. IEEE PACT 1998: 306-313
- [c28]Mahmut T. Kandemir, Alok N. Choudhary, J. Ramanujam, U. Nagaraj Shenoy, Prithviraj Banerjee: Enhancing Spatial Locality via Data Layout Optimizations. Euro-Par 1998: 422-434
- [c27]M. Narasimhan, J. Ramanujam: Improving the computational performance of ILP-based problems. ICCAD 1998: 593-596
- [c26]Mahmut T. Kandemir, U. Nagaraj Shenoy, Prithviraj Banerjee, J. Ramanujam, Alok N. Choudhary: Minimizing Data and Synchronization Costs in One-Way Communication. ICPP 1998: 180-188
- [c25]Mahmut T. Kandemir, Alok N. Choudhary, U. Nagaraj Shenoy, Prithviraj Banerjee, J. Ramanujam: A Hyperplane Based Approach for Optimizing Spatial Locality in Loop Nests. International Conference on Supercomputing 1998: 69-76
- [c24]Mahmut T. Kandemir, Prithviraj Banerjee, Alok N. Choudhary, J. Ramanujam, U. Nagaraj Shenoy: A Generalized Framework for Global Communication Optimization. IPPS/SPDP 1998: 69-73
- [c23]Mahmut T. Kandemir, J. Ramanujam, Alok N. Choudhary, Prithviraj Banerjee: A Loop Transformation Algorithm Based on Explicit Data Layout Representation for Optimizing Locality. LCPC 1998: 34-50
- [c22]Mahmut T. Kandemir, Alok N. Choudhary, J. Ramanujam: Improving Locality in Out-of-Core Computations Using Data Layout Transformations. LCR 1998: 359-366
- [c21]Mahmut T. Kandemir, Alok N. Choudhary, J. Ramanujam, Prithviraj Banerjee: Improving Locality Using Loop and Data Transformations in an Integrated Framework. MICRO 1998: 285-297
- 1997
- [j10]Arun Venkatachar, J. Ramanujam, Ashwath Thirumalai: Communication Generation for Block-Cyclic Distributions. Parallel Processing Letters 7(2): 195-202 (1997)
- [c20]Mahmut T. Kandemir, J. Ramanujam, Alok N. Choudhary: Compiler Algorithms for Optimizing Locality and Parallelism on Shared and Distributed Memory Machines. IEEE PACT 1997: 236-
- [c19]Mahmut T. Kandemir, J. Ramanujam, Alok N. Choudhary: Optimization of Out-of-Core Computations Using Chain Vectors. Euro-Par 1997: 601-608
- [c18]Mahmut T. Kandemir, J. Ramanujam, Alok N. Choudhary: Improving the Performance of Out-of-Core Computations. ICPP 1997: 128-136
- [c17]Mahmut T. Kandemir, J. Ramanujam, Alok N. Choudhary: A Compiler Algorithm for Optimizing Locality in Loop Nests. International Conference on Supercomputing 1997: 269-276
- [c16]Mahmut T. Kandemir, Alok N. Choudhary, J. Ramanujam, Meenakshi A. Kandaswamy: A Unified Compiler Algorithm for Optimizing Locality, Parallelism and Communication in Out-of-core Computations. IOPADS 1997: 79-92
- [c15]J. Ramanujam, Swaroop Dutta, Arun Venkatachar: Code Generation for Complex Subscripts in Data-Parallel Programs. LCPC 1997: 49-63
- 1996
- [j9]Ashwath Thirumalai, J. Ramanujam: Efficient Computation of Address Sequences in Data Parallel Programs Using Closed Forms for Basis Vectors. J. Parallel Distrib. Comput. 38(2): 188-203 (1996)
- [j8]Rajesh Bordawekar, Alok N. Choudhary, J. Ramanujam: Compilation and Communication Strategies for Out-of-Core Programs on Distributed Memory Machines. J. Parallel Distrib. Comput. 38(2): 277-288 (1996)
- [j7]Rajeev Thakur, Alok N. Choudhary, J. Ramanujam: Efficient Algorithms for Array Redistribution. IEEE Trans. Parallel Distrib. Syst. 7(6): 587-594 (1996)
- [j6]Ashok K. Goel, J. Ramanujam: A neural architecture for a class of abduction problems. IEEE Transactions on Systems, Man, and Cybernetics, Part B 26(6): 854-860 (1996)
- [c14]Rajesh Bordawekar, Alok N. Choudhary, J. Ramanujam: A Framework for Integrated Communication and I/O Placement. Euro-Par, Vol. I 1996: 541-552
- [c13]Rajesh Bordawekar, Alok N. Choudhary, J. Ramanujam: Automatic Optimization of Communication in Compiling Out-of-Core Stencil Codes. International Conference on Supercomputing 1996: 366-373
- [c12]Arun Venkatachar, J. Ramanujam, Ashwath Thirumalai: Generalized Overlap Regions for Communication Optimization in Data-Parallel Programs. LCPC 1996: 404-419
- 1995
- [j5]
- [c11]J. Ramanujam, S. Vasanthakumar: Statement-level independent partitioning of uniform recurrences. IPPS 1995: 229-233
- [c10]S. D. Kaushik, Chua-Huang Huang, J. Ramanujam, P. Sadayappan: Multi-phase array redistribution: modeling and evaluation. IPPS 1995: 441-445
- [c9]Ashwath Thirumalai, J. Ramanujam: Fast Address Sequence Generation for Data-Parallel Programs Using Integer Lattices. LCPC 1995: 191-208
- [c8]J. Ramanujam, Amit Narayan: Integrating Data Distribution and Loop Transformations. PPSC 1995: 668-673
- 1994
- [c7]
- [c6]
- 1992
- [j4]J. Ramanujam, P. Sadayappan: Tiling Multidimensional Itertion Spaces for Multicomputers. J. Parallel Distrib. Comput. 16(2): 108-120 (1992)
- [c5]
- 1991
- [j3]J. Ramanujam, P. Sadayappan: Compile-Time Techniques for Data Distribution in Distributed Memory Machines. IEEE Trans. Parallel Distrib. Syst. 2(4): 472-482 (1991)
- [c4]J. Ramanujam: A Linear Algebraic View of Loop Transformations and Their Interaction. PPSC 1991: 543-548
- [c3]J. Ramanujam, P. Sadayappan: Tiling multidimensional iteration spaces for nonshared memory machines. SC 1991: 111-120
- 1990
- [j2]Fikret Erçal, J. Ramanujam, P. Sadayappan: Task Allocation onto a Hypercube by Recursive Mincut Bipartitioning. J. Parallel Distrib. Comput. 10(1): 35-44 (1990)
- [j1]P. Sadayappan, Fikret Erçal, J. Ramanujam: Cluster partitioning approaches to mapping parallel programs onto a hypercube. Parallel Computing 13(1): 1-16 (1990)
- [c2]
1980 – 1989
- 1989
- [c1]J. Ramanujam, P. Sadayappan: A methodology for parallelizing programs for multicomputers and complex memory multiprocessors. SC 1989: 637-646
Coauthor Index
[j31] [j30] [j29] [j28] [j27] [c61] [j26] [c57] [c52] [c51] [c50] [j25] [j24] [j21] [c48] [c47] [c44] [c43] [j20] [j19] [j18] [c42] [c40] [c39] [j17] [j16] [j15] [j14] [c38] [c37] [c36] [c35] [c34] [c33] [c32] [c30] [j12] [j11] [c29] [c28] [c26] [c25] [c24] [c23] [c22] [c21] [c20] [c19] [c18] [c17] [c16]
data released under the ODC-BY 1.0 license. See also our legal information page
last updated on 2013-10-20 20:31 CEST by the dblp team