Mujibur Rahman

List of publications from the DBLP Bibliography Server - FAQ
Other views: by type - by year (modern) - classic-C

Ask others: ACM DL/Guide -

	2012
c2		Raguram Damodaran, Timothy Anderson, Sanjive Agarwala, Rama Venkatasubramanian, Michael Gill, Dhileep Gopalakrishnan, Anthony M. Hill, Abhijeet Chachad, Dheera Balasubramanian, Naveen Bhoria, Jonathan Tran, Duc Bui, Mujibur Rahman, Shriram Moharil, Matthew Pierson, Steven Mullinnix, Hung Ong, David Thompson, Krishna Gurram, Oluleye Olorode, Nuruddin Mahmood, Jose Flores, Arjun Rajagopal, Soujanya Narnur, Daniel Wu, Alan Hales, Kyle Peavy, Robert Sussman: A 1.25GHz 0.8W C66x DSP Core in 40nm CMOS. VLSI Design 2012: 286-291
	2011
c1		Timothy Anderson, Duc Bui, Shriram Moharil, Soujanya Narnur, Mujibur Rahman, Anthony Lell, Eric Biscondi, Ashish Shrivastava, Peter Dent, Mingjian Yan, Hasan Mahmood: A 1.5 Ghz VLIW DSP CPU with Integrated Floating Point and Fixed Point Instructions in 40 nm CMOS. IEEE Symposium on Computer Arithmetic 2011: 82-86

Coauthor Index

1	Sanjive Agarwala	[c2]
2	Tim Anderson (Timothy Anderson)	[c2] [c1]
3	Dheera Balasubramanian	[c2]
4	Naveen Bhoria	[c2]
5	Eric Biscondi	[c1]
6	Duc Bui	[c2] [c1]
7	Abhijeet Chachad	[c2]
8	Raguram Damodaran	[c2]
9	Peter Dent	[c1]
10	Jose Flores	[c2]
11	Michael Gill	[c2]
12	Dhileep Gopalakrishnan	[c2]
13	Krishna Gurram	[c2]
14	Alan Hales	[c2]
15	Anthony M. Hill	[c2]
16	Anthony Lell	[c1]
17	Hasan Mahmood	[c1]
18	Nuruddin Mahmood	[c2]
19	Shriram Moharil	[c2] [c1]
20	Steven Mullinnix	[c2]
21	Soujanya Narnur	[c2] [c1]
22	Oluleye Olorode	[c2]
23	Hung Ong	[c2]
24	Kyle Peavy	[c2]
25	Matthew Pierson	[c2]
26	Arjun Rajagopal	[c2]
27	Ashish Shrivastava	[c1]
28	Robert Sussman	[c2]
29	David Thompson	[c2]
30	Jonathan Tran	[c2]
31	Rama Venkatasubramanian	[c2]
32	Daniel Wu	[c2]
33	Mingjian Yan	[c1]

Last update Sat May 25 23:04:17 2013 CET by the DBLP Team —

Data released under the ODC-BY 1.0 license — See also our legal information page