Please note: This is a beta version of the new dblp website.
You can find the classic dblp view of this page here.
You can find the classic dblp view of this page here.
William Plishker
2010 – today
- 2013
[j8]George F. Zaki, William Plishker, Shuvra S. Bhattacharyya, Charles Clancy, John Kuykendall: Integration of Dataflow-Based Heterogeneous Multiprocessor Scheduling Techniques in GNU Radio. Signal Processing Systems 70(2): 177-191 (2013)- 2012
- [j7]Chung-Ching Shen, Shenpei Wu, Nimish Sane, Hsiang-Huang Wu, William Plishker, Shuvra S. Bhattacharyya: Design and Synthesis for Multimedia Systems Using the Targeted Dataflow Interchange Format. IEEE Transactions on Multimedia 14(3-1): 630-640 (2012)
- [c16]George F. Zaki, William Plishker, Shuvra S. Bhattacharyya, Frank Fruth: Partial Expansion Graphs: Exposing Parallelism and Dynamic Scheduling Opportunities for DSP Applications. ASAP 2012: 86-93
- [c15]Scott C. Kim, William Plishker, Shuvra S. Bhattacharyya, Joseph R. Cavallaro: GPU-based acceleration of symbol timing recovery. DASIP 2012: 1-8
- 2011
- [j6]William Plishker, Nimish Sane, Mary Kiemb, Shuvra S. Bhattacharyya: Heterogeneous Design in Functional DIF. T. HiPEAC 4: 391-408 (2011)
- [c14]Shuvra S. Bhattacharyya, William Plishker, Nimish Sane, Chung-Ching Shen, Hsiang-Huang Wu: Modeling and optimization of dynamic signal processing in resource-aware sensor networks. AVSS 2011: 449-454
- [c13]Chung-Ching Shen, Hsiang-Huang Wu, Nimish Sane, William Plishker, Shuvra S. Bhattacharyya: A design tool for efficient mapping of multimedia applications onto heterogeneous platforms. ICME 2011: 1-6
- [c12]Hsiang-Huang Wu, Chung-Ching Shen, Nimish Sane, William Plishker, Shuvra S. Bhattacharyya: A Model-Based Schedule Representation for Heterogeneous Mapping of Dataflow Graphs. IPDPS Workshops 2011: 70-81
- [c11]William Plishker, George F. Zaki, Shuvra S. Bhattacharyya, Charles Clancy, John Kuykendall: Applying graphics processor acceleration in a software defined radio prototyping environment. International Symposium on Rapid System Prototyping 2011: 67-73
- [c10]George F. Zaki, William Plishker, Shuvra S. Bhattacharyya, Charles Clancy, John Kuykendall: Vectorization and mapping of software defined radio applications on heterogeneous multi-processor platforms. SiPS 2011: 31-36
- 2010
- [j5]Chung-Ching Shen, William Plishker, Dong-Ik Ko, Shuvra S. Bhattacharyya, Neil Goldsman: Energy-driven distribution of signal processing applications across wireless sensor networks. TOSN 6(3) (2010)
- [c9]Hsiang-Huang Wu, Hojin Kee, Nimish Sane, William Plishker, Shuvra S. Bhattacharyya: Rapid prototyping for digital signal processing systems using Parameterized Synchronous Dataflow graphs. International Symposium on Rapid System Prototyping 2010: 1-7
2000 – 2009
- 2009
- [j4]Ruirui Gu, Jörn W. Janneck, Shuvra S. Bhattacharyya, Mickaël Raulet, Matthieu Wipliez, William Plishker: Exploring the Concurrency of an MPEG RVC Decoder Based on Dataflow Program Analysis. IEEE Trans. Circuits Syst. Video Techn. 19(11): 1646-1657 (2009)
- [c8]William Plishker, Nimish Sane, Shuvra S. Bhattacharyya: Mode grouping for more effective generalized scheduling of dynamic dataflow applications. DAC 2009: 923-926
- [c7]William Plishker, Nimish Sane, Shuvra S. Bhattacharyya: A generalized scheduling approach for dynamic dataflow applications. DATE 2009: 111-116
- 2008
- [j3]Omkar Dandekar, William Plishker, Shuvra S. Bhattacharyya, Raj Shekhar: Multiobjective Optimization for Reconfigurable Implementation of Medical Image Registration. Int. J. Reconfig. Comp. 2008 (2008)
- [j2]Mainak Sen, Yashwanth Hemaraj, William Plishker, Raj Shekhar, Shuvra S. Bhattacharyya: Model-based mapping of reconfigurable image registration on FPGA platforms. J. Real-Time Image Processing 3(3): 149-162 (2008)
- [c6]Omkar Dandekar, William Plishker, Shuvra S. Bhattacharyya, Raj Shekhar: Multiobjective Optimization of FPGA-Based Medical Image Registration. FCCM 2008: 183-192
- [c5]Chung-Ching Shen, William Plishker, Shuvra S. Bhattacharyya: Design and optimization of a distributed, embedded speech recognition system. IPDPS 2008: 1-8
- [c4]William Plishker, Nimish Sane, Mary Kiemb, Kapil Anand, Shuvra S. Bhattacharyya: Functional DIF for Rapid Prototyping. IEEE International Workshop on Rapid System Prototyping 2008: 17-23
- [c3]William Plishker, Nimish Sane, Mary Kiemb, Shuvra S. Bhattacharyya: Heterogeneous Design in Functional DIF. SAMOS 2008: 157-166
- 2007
- [c2]Chung-Ching Shen, William Plishker, Shuvra S. Bhattacharyya, Neil Goldsman: An Energy-Driven Design Methodology for Distributing DSP Applications across Wireless Sensor Networks. RTSS 2007: 214-226
- 2005
- [c1]Yujia Jin, William Plishker, Kaushik Ravindran, Nadathur Satish, Kurt Keutzer: Soft multiprocessor systems for network applications (abstract only). FPGA 2005: 271
- 2004
- [j1]Niraj Shah, William Plishker, Kaushik Ravindran, Kurt Keutzer: NP-Click: A Productive Software Development Approach for Network Processors. IEEE Micro 24(5): 45-54 (2004)
Coauthor Index
data released under the ODC-BY 1.0 license. See also our legal information page
last updated on 2013-01-31 00:46 CET by the dblp team