Please note: This is a beta version of the new dblp website.
You can find the classic dblp view of this page here.
You can find the classic dblp view of this page here.
Donald W. Plass
2010 – today
- 2013
[c3]James D. Warnock, Yuen H. Chan, Hubert Harrer, David L. Rude, Ruchir Puri, Sean M. Carey, Gerard Salem, Guenter Mayer, Yiu-Hing Chan, Mark D. Mayo, Adam Jatkowski, Gerald Strevig, Leon J. Sigal, Ayan Datta, Anne Gattiker, Aditya Bansal, Doug Malone, Thomas Strach, Huajun Wen, Pak-kin Mak, Chung-Lung Shum, Donald W. Plass, Charles F. Webb: 5.5GHz system z microprocessor and multi-chip module. ISSCC 2013: 46-47- 2011
- [c2]James D. Warnock, Yuen H. Chan, William V. Huott, Sean M. Carey, Michael F. Fee, Huajun Wen, M. J. Saccamango, Frank Malgioglio, Patrick J. Meaney, Donald W. Plass, Y. Chan, Mark D. Mayo, Guenter Mayer, Leon J. Sigal, David L. Rude, Robert M. Averill III, M. Wood, Thomas Strach, Howard H. Smith, Brian W. Curran, Eric M. Schwarz, Lee Eisen, Doug Malone, Steve Weitzel, Pak-kin Mak, Thomas J. McPherson, Charles F. Webb: A 5.2GHz microprocessor chip for the IBM zEnterprise™ system. ISSCC 2011: 70-72
2000 – 2009
- 2007
- [j1]Donald W. Plass, Yuen H. Chan: IBM POWER6 SRAM arrays. IBM Journal of Research and Development 51(6): 747-756 (2007)
- 2004
- [c1]Joachim G. Clabes, Joshua Friedrich, Mark Sweet, Jack DiLullo, Sam G. Chu, Donald W. Plass, James Dawson, Paul Muench, Larry Powell, Michael S. Floyd, Balaram Sinharoy, Mike Lee, Michael Goulet, James Wagoner, Nicole S. Schwartz, Stephen L. Runyon, Gary Gorman, Phillip Restle, Ronald N. Kalla, Joseph McGill, J. Steve Dodson: Design and implementation of the POWER5 microprocessor. DAC 2004: 670-672
Coauthor Index
data released under the ODC-BY 1.0 license. See also our legal information page
last updated on 2013-04-11 03:37 CEST by the dblp team