Please note: This is a beta version of the new dblp website.
You can find the classic dblp view of this page here.
You can find the classic dblp view of this page here.
Newton Petersen
2010 – today
- 2012
[c2]Hugo A. Andrade, Arkadeb Ghosal, Rhishikesh Limaye, Sadia Malik, Newton Petersen, Kaushik Ravindran, Trung N. Tran, Guoqiang Wang, Guang Yang: Early timing estimation for system-level design using FPGAs (abstract only). FPGA 2012: 271
2000 – 2009
- 2008
[c1]Hojin Kee, Newton Petersen, Jacob Kornerup, Shuvra S. Bhattacharyya: Systematic generation of FPGA-based FFT implementations. ICASSP 2008: 1413-1416
Coauthor Index
data released under the ODC-BY 1.0 license. See also our legal information page
last updated on 2012-09-10 15:52 CEST by the dblp team



