| 2002 | ||
|---|---|---|
| c1 | Michael Hutton, Vinson Chan, Peter Kazarian, Victor Maruri, Tony Ngai, Jim Park, Rakesh Patel, Bruce Pedersen, Jay Schleicher, Sergey Shumarayev: Interconnect enhancements for a high-speed PLD architecture. FPGA 2002: 3-10 | |
| 1 | Vinson Chan | |
| 2 | Michael Hutton (Michael D. Hutton, Mike Hutton) | |
| 3 | Peter Kazarian | |
| 4 | Victor Maruri | |
| 5 | Jim Park | |
| 6 | Rakesh Patel | |
| 7 | Bruce Pedersen | |
| 8 | Jay Schleicher | |
| 9 | Sergey Shumarayev |
Data released under the ODC-BY 1.0 license — See also our legal information page