Charles R. Moore

Premkishore Shivakumar, Stephen W. Keckler, Charles R. Moore, Doug Burger: Exploiting microarchitectural redundancy for defect tolerance. ICCD 2012: 35-42

Charles R. Moore: Power efficiency as the #1 design constraint: technical perspective. Commun. ACM 54(10): 84 (2011)

Charles R. Moore: Microarchitecture in the system-level integration era. MICRO 2008

Doug Burger, Stephen W. Keckler, Kathryn S. McKinley, Michael Dahlin, Lizy Kurian John, Calvin Lin, Charles R. Moore, James H. Burrill, Robert G. McDonald, William Yode: Scaling to the End of Silicon with EDGE Architectures. IEEE Computer 37(7): 44-55 (2004)

Charles R. Moore: Managing the Transition from Complexity to Elegance: Design Convergence. IEEE Micro 24(1): 80 (2004)

Simha Sethumadhavan, Rajagopalan Desikan, Doug Burger, Charles R. Moore, Stephen W. Keckler: Scalable Hardware Memory Disambiguation for High-ILP Processors. IEEE Micro 24(6): 118-127 (2004)

Karthikeyan Sankaralingam, Ramadass Nagarajan, Haiming Liu, Changkyu Kim, Jaehyuk Huh, Nitya Ranganathan, Doug Burger, Stephen W. Keckler, Robert G. McDonald, Charles R. Moore: TRIPS: A polymorphous architecture for exploiting ILP, TLP, and DLP. TACO 1(1): 62-93 (2004)

Charles R. Moore: Managing the Transition from Complexity to Elegance: Knowing When You Have a Problem. IEEE Micro 23(5): 88 (2003)

Charles R. Moore, Kevin W. Rudd, Ruby B. Lee, Pradip Bose: Guest Editors' Introduction: Micro's Top Picks from Microarchitecture Conferences. IEEE Micro 23(6): 8-10 (2003)

Karthikeyan Sankaralingam, Ramadass Nagarajan, Haiming Liu, Changkyu Kim, Jaehyuk Huh, Doug Burger, Stephen W. Keckler, Charles R. Moore: Exploiting ILP, TLP, and DLP with the Polymorphous TRIPS Architecture. IEEE Micro 23(6): 46-51 (2003)

Premkishore Shivakumar, Stephen W. Keckler, Charles R. Moore, Doug Burger: Exploiting Microarchitectural Redundancy For Defect Tolerance. ICCD 2003: 481-488

Karthikeyan Sankaralingam, Ramadass Nagarajan, Haiming Liu, Changkyu Kim, Jaehyuk Huh, Doug Burger, Stephen W. Keckler, Charles R. Moore: Exploiting ILP, TLP and DLP with the Polymorphous TRIPS Architecture. ISCA 2003: 422-433

Karthik Natarajan, Heather Hanson, Stephen W. Keckler, Charles R. Moore, Doug Burger: Microprocessor pipeline energy analysis. ISLPED 2003: 282-287

Simha Sethumadhavan, Rajagopalan Desikan, Doug Burger, Charles R. Moore, Stephen W. Keckler: Scalable Hardware Memory Disambiguation for High ILP Processors. MICRO 2003: 399-410

Charles R. Moore, Russell C. Stanphill: The PowerPC Alliance. Commun. ACM 37(6): 25-27 (1994)

Michael T. Vaden, Lawrence J. Merkel, Charles R. Moore, Terence M. Potter, Robert James Reese: Design considerations for the PowerPC 601 microprocessor. IBM Journal of Research and Development 38(5): 605-620 (1994)

Charles R. Moore, D. M. Balser, J. S. Muhich, R. E. East: IBM Single Chip RISC Processor (RSC). ICCD 1992: 200-204