Please note: This is a beta version of the new dblp website.
You can find the classic dblp view of this page here.
You can find the classic dblp view of this page here.
Rajat Moona
2010 – today
- 2012
[c14]- [e3]Theo Dimitrakos, Rajat Moona, Dhiren Patel, D. Harrison McKnight (Eds.): Trust Management VI - 6th IFIP WG 11.11 International Conference, IFIPTM 2012, Surat, India, May 21-25, 2012. Proceedings. IFIP Advances in Information and Communication Technology 374, Springer 2012, ISBN 978-3-642-29851-6
- 2010
- [c13]Dharmendra Modi, Rohit K. Agrawalla, Rajat Moona: TransCryptDFS: A secure distributed Encrypting File System. ICUMT 2010: 187-194
- [e2]Sanjay Ranka, Arunava Banerjee, Kanad Kishore Biswas, Sumeet Dua, Prabhat Mishra, Rajat Moona, Sheung-Hung Poon, Cho-Li Wang (Eds.): Contemporary Computing - Third International Conference, IC3 2010, Noida, India, August 9-11, 2010. Proceedings, Part I. Communications in Computer and Information Science 94, Springer 2010, ISBN 978-3-642-14833-0
- [e1]Sanjay Ranka, Arunava Banerjee, Kanad Kishore Biswas, Sumeet Dua, Prabhat Mishra, Rajat Moona, Sheung-Hung Poon, Cho-Li Wang (Eds.): Contemporary Computing - Third International Conference, IC3 2010, Noida, India, August 9-11, 2010, Proceedings, Part II. Communications in Computer and Information Science 95, Springer 2010, ISBN 978-3-642-14824-8
2000 – 2009
- 2009
- [c12]Nitin Munjal, Rajat Moona: Secure and cost effective transaction model for financial services. ICUMT 2009: 1-6
- 2008
- [c11]Abhishek Gaurav, Ankit Sharma, Vikas Gelara, Rajat Moona: Using Personal Electronic Device for Authentication-Based Service Access. ICC 2008: 5930-5934
- 2005
- [c10]R. Gopalakrishnan, Rajat Moona: Variable Resizing for Area Improvement in Behavioral Synthesis. VLSI Design 2005: 427-430
- 2004
- [c9]
- 2003
- [c8]Souvik Basu, Rajat Moona: High Level Synthesis from Sim-nML Processor Models. VLSI Design 2003: 255-260
- 2001
- [c7]Rajiv A. Ravindran, Rajat Moona: Retargetable Cache Simulation Using High Level Processor Models. ACSAC 2001: 114-129
- [c6]Rajiv A. Ravindran, Rajat Moona: Retargetable Program Profiling Using High Level Processor Models. HiPC 2001: 224-236
- 2000
- [c5]Ashwani Mujoo, Manoj Kumar Malviya, Rajat Moona, T. V. Prabhakar: A Search Engine for Indian Languages. EC-Web 2000: 349-358
- [c4]Rajat Moona: Processor Models for Retargetable Tools. IEEE International Workshop on Rapid System Prototyping 2000: 34-39
- [c3]Subhash Chandra, Rajat Moona: Retargetable Functional Simulator Using High Level Processor Models. VLSI Design 2000: 424-429
1990 – 1999
- 1999
- [j1]Praveen Bhagwat, Deepak Gupta, Rajat Moona: Design and Implementation of a File System with On-the-fly Data Compression for GNU/Linux. Softw., Pract. Exper. 29(10): 863-874 (1999)
- [c2]V. Rajesh, Rajat Moona: Processor Modeling for Hardware Software Codesign. VLSI Design 1999: 132-137
1980 – 1989
- 1989
- [c1]Rajat Moona, V. Rajaraman: Design and Implementation of a Broadcast Cube Multiprocessor. KBCS 1989: 52-63
Coauthor Index
data released under the ODC-BY 1.0 license. See also our legal information page
last updated on 2013-10-02 10:58 CEST by the dblp team