Please note: This is a beta version of the new dblp website.
You can find the classic dblp view of this page here.
You can find the classic dblp view of this page here.
Afshin Momtaz
2010 – today
- 2013
[c9]Bharath Raghavan, Delong Cui, Ullas Singh, Hassan Maarefi, Dave Pi, Anand Vasani, Zhi Huang, Afshin Momtaz, Jun Cao: A sub-2W 39.8-to-44.6Gb/s transmitter and receiver chipset with SFI-5.2 interface in 40nm CMOS. ISSCC 2013: 32-33- [c8]Bo Zhang, Ali Nazemi, Adesh Garg, Namik Kocaman, Mahmoud Reza Ahmadi, Mehdi Khanpour, Heng Zhang, Jun Cao, Afshin Momtaz: A 195mW / 55mW dual-path receiver AFE for multistandard 8.5-to-11.5 Gb/s serial links in 40nm CMOS. ISSCC 2013: 34-35
- 2012
- [j4]Delong Cui, Bharath Raghavan, Ullas Singh, Anand Vasani, Zhi Huang, Deyi Pi, Mehdi Khanpour, Ali Nazemi, Hassan Maarefi, Wei Zhang, Tamer Ali, Nick Huang, Bo Zhang, Afshin Momtaz, Jun Cao: A Dual-Channel 23-Gbps CMOS Transmitter/Receiver Chipset for 40-Gbps RZ-DQPSK and CS-RZ-DQPSK Optical Transmission. J. Solid-State Circuits 47(12): 3249-3260 (2012)
- [c7]Namik Kocaman, Siavash Fallahi, Mahyar Kargar, Mehdi Khanpour, Afshin Momtaz: An 8.5-11.5Gbps SONET transceiver with referenceless frequency acquisition. CICC 2012: 1-4
- [c6]Delong Cui, Bharath Raghavan, Ullas Singh, Anand Vasani, Zhi Huang, Deyi Pi, Mehdi Khanpour, Ali Nazemi, Hassan Maarefi, Tamer Ali, Nick Huang, Wei Zhang, Bo Zhang, Afshin Momtaz, Jun Cao: A dual 23Gb/s CMOS transmitter/receiver chipset for 40Gb/s RZ-DQPSK and CS-RZ-DQPSK optical transmission. ISSCC 2012: 330-332
- 2011
- [j3]Namik Kocaman, Adesh Garg, Bharath Raghavan, Delong Cui, Anand Vasani, Keith Tang, Deyi Pi, Haitao Tong, Siavash Fallahi, Wei Zhang, Ullas Singh, Jun Cao, Bo Zhang, Afshin Momtaz: 11.3 Gbps CMOS SONET Compliant Transceiver for Both RZ and NRZ Applications. J. Solid-State Circuits 46(12): 3089-3100 (2011)
- [c5]Siavash Fallahi, Delong Cui, Deyi Pi, Rose Zhu, Greg Unruh, Marcel Lugthart, Afshin Momtaz: A 19 mW/lane Serdes transceiver for SFI-5.1 application. CICC 2011: 1-4
- [c4]Namik Kocaman, Adesh Garg, Bharath Raghavan, Delong Cui, Anand Vasani, Keith Tang, Deyi Pi, Haitao Tong, Siavash Fallahi, Wei Zhang, Ullas Singh, Jun Cao, Bo Zhang, Afshin Momtaz: 11.3Gb/s CMOS SONET-compliant transceiver for both RZ and NRZ applications. ISSCC 2011: 142-144
- 2010
- [j2]Afshin Momtaz, Michael M. Green: An 80 mW 40 Gb/s 7-Tap T/2-Spaced Feed-Forward Equalizer in 65 nm CMOS. J. Solid-State Circuits 45(3): 629-639 (2010)
- [j1]Jun Cao, Bo Zhang, Ullas Singh, Delong Cui, Anand Vasani, Adesh Garg, Wei Zhang, Namik Kocaman, Deyi Pi, Bharath Raghavan, Hui Pan, Ichiro Fujimori, Afshin Momtaz: A 500 mW ADC-Based CMOS AFE With Digital Calibration for 10 Gb/s Serial Links Over KR-Backplane and Multimode Fiber. J. Solid-State Circuits 45(6): 1172-1185 (2010)
2000 – 2009
- 2009
- [c3]
- [c2]Afshin Momtaz, Michael M. Green: An 80mW 40Gb/s 7-Tap T/2-Spaced FFE in 65nm CMOS. ISSCC 2009: 364-365
- [c1]Jun Cao, Bo Zhang, Ullas Singh, Delong Cui, Anand Vasani, Adesh Garg, Wei Zhang, Namik Kocaman, Deyi Pi, Bharath Raghavan, Hui Pan, Ichiro Fujimori, Afshin Momtaz: 21.7 A 500mW digitally calibrated AFE in 65nm CMOS for 10Gb/s Serial links over backplane and multimode fiber. ISSCC 2009: 370-371
Coauthor Index
data released under the ODC-BY 1.0 license. See also our legal information page
last updated on 2013-04-10 02:36 CEST by the dblp team