Please note: This is a beta version of the new dblp website.
You can find the classic dblp view of this page here.
You can find the classic dblp view of this page here.
Peter Marwedel
2010 – today
- 2013
[c94]Timon Kelter, Tim Harde, Peter Marwedel, Heiko Falk: Evaluation of resource arbitration methods for multi-core real-time systems. WCET 2013: 1-10- 2012
- [j18]Constantin Timm, Frank Weichert, Peter Marwedel, Heinrich Müller: Design space exploration towards a realtime and energy-aware GPGPU-based analysis of biosensor data. Computer Science - R&D 27(4): 309-317 (2012)
- [j17]Peter Marwedel, Michael Engel: Energy Efficiency in IT. it - Information Technology 54(1): 3-4 (2012)
- [j16]Heiko Falk, Peter Marwedel: Introduction to the Special Section on SCOPES'09. ACM Trans. Embedded Comput. Syst. 11(S1): 17 (2012)
- [c93]Andreas Heinig, Vincent John Mooney, Florian Schmoll, Peter Marwedel, Krishna V. Palem, Michael Engel: Classification-Based Improvement of Application Robustness and Quality of Service in Probabilistic Computer Systems. ARCS 2012: 1-12
- [c92]Heiko Falk, Peter Marwedel, Paul Lokuciejewski: Reconciling Compilation and Timing Analysis. Advances in Real-Time Systems 2012: 145-170
- [c91]Sascha Plazar, Jan C. Kleinsorge, Peter Marwedel, Heiko Falk: WCET-aware static locking of instruction caches. CGO 2012: 44-52
- [c90]Daniel Cordes, Michael Engel, Peter Marwedel, Olaf Neugebauer: Automatic extraction of multi-objective aware pipeline parallelism using genetic algorithms. CODES+ISSS 2012: 73-82
- [c89]Olivera Jovanovic, Nils Kneuper, Michael Engel, Peter Marwedel: ILP-based Memory-Aware Mapping Optimization for MPSoCs. CSE 2012: 413-420
- [c88]Daniel Cordes, Peter Marwedel: Multi-objective aware extraction of task-level parallelism using genetic algorithms. DATE 2012: 394-399
- [c87]Olivera Jovanovic, Peter Marwedel, Iuliana Bacivarov, Lothar Thiele: MAMOT: Memory-Aware Mapping Optimization Tool for MPSoC. DSD 2012: 743-750
- [c86]Constantin Timm, Markus Görlich, Frank Weichert, Peter Marwedel, Heinrich Müller: Feedback-Based Global Instruction Scheduling for GPGPU Applications. ICCSA (1) 2012: 15-28
- [c85]Sudipta Chattopadhyay, Lee Kee Chong, Abhik Roychoudhury, Timon Kelter, Peter Marwedel, Heiko Falk: A Unified WCET Analysis Framework for Multi-core Platforms. IEEE Real-Time and Embedded Technology and Applications Symposium 2012: 99-108
- [c84]
- 2011
- [b7]Paul Lokuciejewski, Peter Marwedel: Worst-Case Execution Time Aware Compilation Techniques for Real-Time Systems. Springer 2011, ISBN 978-90-481-9928-0, pp. I-XVII, 1-260
- [j15]Paul Lokuciejewski, Sascha Plazar, Heiko Falk, Peter Marwedel, Lothar Thiele: Approximating Pareto optimal compiler optimization sequences - a trade-off between WCET, ACET and code size. Softw., Pract. Exper. 41(12): 1437-1458 (2011)
- [c83]Frank Weichert, Constantin Timm, Marcel Gaspar, Alexander Zybin, Evgeny L. Gurevich, Heinrich Müller, Peter Marwedel: GPGPU-basierte Echtzeitdetektion von Nanoobjekten mittels Plasmonen-unterstützter Mikroskopie. Bildverarbeitung für die Medizin 2011: 39-43
- [c82]Sascha Plazar, Jan C. Kleinsorge, Heiko Falk, Peter Marwedel: WCET-driven branch prediction aware code positioning. CASES 2011: 165-174
- [c81]Jörg Henkel, Lars Bauer, Joachim Becker, Oliver Bringmann, Uwe Brinkschulte, Samarjit Chakraborty, Michael Engel, Rolf Ernst, Hermann Härtig, Lars Hedrich, Andreas Herkersdorf, Rüdiger Kapitza, Daniel Lohmann, Peter Marwedel, Marco Platzner, Wolfgang Rosenstiel, Ulf Schlichtmann, Olaf Spinczyk, Mehdi Baradaran Tahoori, Jürgen Teich, Norbert Wehn, Hans-Joachim Wunderlich: Design and architectures for dependable embedded systems. CODES+ISSS 2011: 69-78
- [c80]Peter Marwedel, Jürgen Teich, Georgia Kouveli, Iuliana Bacivarov, Lothar Thiele, Soonhoi Ha, Chanhee Lee, Qiang Xu, Lin Huang: Mapping of applications to MPSoCs. CODES+ISSS 2011: 109-118
- [c79]Timon Kelter, Heiko Falk, Peter Marwedel, Sudipta Chattopadhyay, Abhik Roychoudhury: Bus-Aware Multicore WCET Analysis through TDMA Offset Bounds. ECRTS 2011: 3-12
- [c78]Jan C. Kleinsorge, Heiko Falk, Peter Marwedel: A synergetic approach to accurate analysis of cache-related preemption delay. EMSOFT 2011: 329-338
- [c77]Daniel Cordes, Andreas Heinig, Peter Marwedel, Arindam Mallik: Automatic Extraction of Pipeline Parallelism for Embedded Software Using Linear Programming. ICPADS 2011: 699-706
- 2010
- [c76]Paul Lokuciejewski, Timon Kelter, Peter Marwedel: Superblock-Based Source Code Optimizations for WCET Reduction. CIT 2010: 1918-1925
- [c75]Peter Marwedel, Michael Engel: Plea for a Holistic Analysis of the Relationship between Information Technology and Carbon-Dioxide Emissions. ARCS Workshops 2010: 335-340
- [c74]Frank Weichert, Marcel Gaspar, Alexander Zybin, Evgeny L. Gurevich, Alexander Görtz, Constantin Timm, Heinrich Müller, Peter Marwedel: Plasmonen-unterstützte Mikroskopie zur Detektion von Viren. Bildverarbeitung für die Medizin 2010: 76-80
- [c73]Arindam Mallik, Peter Marwedel, Dimitrios Soudris, Sander Stuijk: MNEMEE: a framework for memory management and optimization of static and dynamic data in MPSoCs. CASES 2010: 257-258
- [c72]Daniel Cordes, Peter Marwedel, Arindam Mallik: Automatic parallelization of embedded software using hierarchical task graphs and integer linear programming. CODES+ISSS 2010: 267-276
- [c71]Andreas Heinig, Michael Engel, Florian Schmoll, Peter Marwedel: Improving transient memory fault resilience of an H.264 decoder. ESTImedia 2010: 121-130
- [c70]Sascha Plazar, Paul Lokuciejewski, Peter Marwedel: WCET-Driven Cache-Aware Memory Content Selection. ISORC 2010: 107-114
- [c69]Paul Lokuciejewski, Sascha Plazar, Heiko Falk, Peter Marwedel, Lothar Thiele: Multi-objective Exploration of Compiler Optimizations for Real-Time Systems. ISORC 2010: 115-122
- [c68]Robert Pyka, Felipe Klein, Peter Marwedel, Stylianos Mamagkakis: Versatile system-level memory-aware platform description approach for embedded MPSoCs. LCTES 2010: 9-16
- [c67]Christos Baloukas, Lazaros Papadopoulos, Robert Pyka, Dimitrios Soudris, Peter Marwedel: An automatic framework for dynamic data structures optimization in C. VLSI-SoC 2010: 155-160
2000 – 2009
- 2009
- [c66]Paul Lokuciejewski, Daniel Cordes, Heiko Falk, Peter Marwedel: A Fast and Precise Static Loop Analysis Based on Abstract Interpretation, Program Slicing and Polytope Models. CGO 2009: 136-146
- [c65]Constantin Timm, Jens Schmutzler, Peter Marwedel, Christian Wietfeld: Dynamic web service orchestration applied to the device profile for web services in hierarchical networks. COMSWARE 2009: 18
- [c64]Paul Lokuciejewski, Peter Marwedel: Combining Worst-Case Timing Models, Loop Unrolling, and Static Loop Analysis for WCET Minimization. ECRTS 2009: 35-44
- [c63]Peter Marwedel: Plädoyer für eine ganzheitliche Betrachtung des Zusammenhangs zwischen Informationstechnologie und CO2-Produktion. GI Jahrestagung 2009: 273
- [c62]Paul Lokuciejewski, Fatih Gedikli, Peter Marwedel: Accelerating WCET-driven optimizations by the invariant path paradigm: a case study of loop unswitching. SCOPES 2009: 11-20
- [c61]Sascha Plazar, Paul Lokuciejewski, Peter Marwedel: WCET-aware Software Based Cache Partitioning for Multi-Task Real-Time Systems. WCET 2009
- 2008
- [c60]Paul Lokuciejewski, Heiko Falk, Peter Marwedel: WCET-driven Cache-based Procedure Positioning Optimizations. ECRTS 2008: 321-330
- [c59]Paul Lokuciejewski, Heiko Falk, Peter Marwedel, Henrik Theiling: WCET-driven, code-size critical procedure cloning. SCOPES 2008: 21-30
- 2007
- [b6]Manish Verma, Peter Marwedel: Advanced memory optimization techniques for low-power embedded processors. Springer 2007, ISBN 978-1-4020-5896-7, pp. I-XII, 1-188
- [c58]Paul Lokuciejewski, Heiko Falk, Martin Schwarzer, Peter Marwedel, Henrik Theiling: Influence of procedure cloning on WCET prediction. CODES+ISSS 2007: 137-142
- [c57]Robert Pyka, Christoph Faßbach, Manish Verma, Heiko Falk, Peter Marwedel: Operating system integrated energy aware scratchpad allocation strategies for multiprocess applications. SCOPES 2007: 41-50
- [e3]Heiko Falk, Peter Marwedel (Eds.): Proceedings of the 10th International Workshop on Software and Compilers for Embedded Systems, Nice, France, April 20, 2007. ACM International Conference Proceeding Series 235, 2007
- [i1]Lars Wehmeyer, Peter Marwedel: Influence of Memory Hierarchies on Predictability for Time Constrained Embedded Software. CoRR abs/0710.4751 (2007)
- 2006
- [b5]Lars Wehmeyer, Peter Marwedel: Fast, efficient and predictable memory accesses - optimization algorithms for memory architecture aware compilation. Kluwer 2006, ISBN 978-1-4020-4821-0, pp. I-XI, 1-257
- [j14]Manish Verma, Lars Wehmeyer, Peter Marwedel: Cache-Aware Scratchpad-Allocation Algorithms for Energy-Constrained Embedded Systems. IEEE Trans. on CAD of Integrated Circuits and Systems 25(10): 2035-2051 (2006)
- [j13]Manish Verma, Peter Marwedel: Overlay techniques for scratchpad memories in low power embedded processors. IEEE Trans. VLSI Syst. 14(8): 802-815 (2006)
- [c56]Manish Verma, Lars Wehmeyer, Robert Pyka, Peter Marwedel, Luca Benini: Compilation and Simulation Tool Chain for Memory Aware Energy Optimizations . SAMOS 2006: 279-288
- 2005
- [j12]Peter Marwedel: Towards laying common grounds for embedded system design education. SIGBED Review 2(4): 25-28 (2005)
- [c55]Grant Martin, Daniel Gajski, David Goodwin, Patrick Lysaght, Peter Marwedel, Mike Muller, Jeff Welser: What will system level design be when it grows up? CODES+ISSS 2005: 123
- [c54]Lars Wehmeyer, Peter Marwedel: nfluence of Memory Hierarchies on Predictability for Time Constrained Embedded Software. DATE 2005: 600-605
- [c53]Manish Verma, Klaus Petzold, Lars Wehmeyer, Heiko Falk, Peter Marwedel: Scratchpad Sharing Strategies for Multiprocess Embedded Systems: A First Approach. ESTImedia 2005: 115-120
- [c52]Manish Verma, Peter Marwedel: Memory Optimization Techniques for Low-Power Embedded Processors. GI Jahrestagung (1) 2005: 445
- 2004
- [b4]Heiko Falk, Peter Marwedel: Source code optimization techniques for data flow dominated embedded software. Kluwer 2004, ISBN 978-1-4020-2822-9, pp. I-XX, 1-226
- [c51]Peter Marwedel, Lars Wehmeyer, Manish Verma, Stefan Steinke, Urs Helmig: Fast, predictable and low energy memory references through architecture-aware compilation. ASP-DAC 2004: 4-11
- [c50]Markus Lorenz, Peter Marwedel, Thorsten Dräger, Gerhard Fettweis, Rainer Leupers: Compiler based exploration of DSP energy savings by SIMD operations. ASP-DAC 2004: 838-841
- [c49]Peter Marwedel, Catherine H. Gebotys: Secure and safety-critical vs. insecure, non safety-critical embedded systems: do they require completely different design approaches? CODES+ISSS 2004: 72
- [c48]Manish Verma, Lars Wehmeyer, Peter Marwedel: Dynamic overlay of scratchpad memory for energy minimization. CODES+ISSS 2004: 104-109
- [c47]Peter Marwedel, Daniel Gajski, Erwin A. de Kock, Hugo De Man, Mariagiovanna Sami, Ingemar Söderquist: Embedded systems education: how to teach the required skills? CODES+ISSS 2004: 254-255
- [c46]Peter Marwedel, Lars Wehmeyer, Manish Verma, Stefan Steinke, Urs Helmig: Fast, predictable and low energy memory references through architecture-aware compilation. Design of Systems with Predictable Behaviour 2004
- [c45]Manish Verma, Lars Wehmeyer, Peter Marwedel: Cache-Aware Scratchpad Allocation Algorithm. DATE 2004: 1264-1269
- [c44]Markus Lorenz, Peter Marwedel: Phase Coupled Code Generation for DSPs Using a Genetic Algorithm. DATE 2004: 1270-1275
- [c43]Lars Wehmeyer, Urs Helmig, Peter Marwedel: Compiler-optimized usage of partitioned memories. WMPI 2004: 114-120
- 2003
- [b3]Peter Marwedel: Embedded system design. Kluwer 2003, ISBN 978-1-4020-7690-9, pp. I-XIV, 1-241
- [c42]Manish Verma, Stefan Steinke, Peter Marwedel: Data partitioning for maximal scratchpad usage. ASP-DAC 2003: 77-83
- [c41]Heiko Falk, Peter Marwedel: Control Flow Driven Splitting of Loop Nests at the Source Code Level . DATE 2003: 10410-10415
- [c40]Peter Marwedel, Birgit Sirocic: Overcoming The Limitations of Traditional Media For Teaching Modern Processor Desing. MSE 2003: 102-103
- [c39]Manish Verma, Lars Wehmeyer, Peter Marwedel: Efficient Scratchpad Allocation Algorithms for Energy Constrained Embedded Systems. PACS 2003: 41-56
- 2002
- [j11]Peter Marwedel: Guest Editor's Introduction: Processor-Based Designs. IEEE Design & Test of Computers 19(4): 5-6 (2002)
- [c38]Rajeshwari Banakar, Stefan Steinke, Bo-Sik Lee, M. Balakrishnan, Peter Marwedel: Scratchpad memory: design alternative for cache on-chip memory in embedded systems. CODES 2002: 73-78
- [c37]Stefan Steinke, Lars Wehmeyer, Bo-Sik Lee, Peter Marwedel: Assigning Program and Data Objects to Scratchpad for Energy Reduction. DATE 2002: 409-415
- [c36]
- [c35]M. Balakrishnan, Peter Marwedel, Lars Wehmeyer, Nils Grunwald, Rajeshwari Banakar, Stefan Steinke: Reducing Energy Consumption by Dynamic Copying of Instructions onto Onchip Memory. ISSS 2002: 213-218
- [e2]Peter Marwedel, Srinivas Devadas (Eds.): Proceedings of the 2002 Joint Conference on Languages, Compilers, and Tools for Embedded Systems & Software and Compilers for Embedded Systems (LCTES'02-SCOPES'02), Berlin, Germany, 19-21 June 2002. ACM 2002, ISBN 1-58113-527-0
- 2001
- [b2]Rainer Leupers, Peter Marwedel: Retargetable compiler technology for embedded systems - tools and applications. Kluwer 2001, ISBN 978-0-7923-7578-4, pp. I-XI, 1-175
- [j10]Peter Marwedel: Compiler für eingebettete Prozessoren (Compilers for Embedded Processors). it+ti - Informationstechnik und Technische Informatik 43(4): 194-199 (2001)
- [j9]Peter Marwedel: Guest editorial. IEEE Trans. on CAD of Integrated Circuits and Systems 20(11): 1281-1282 (2001)
- [j8]Lars Wehmeyer, Manoj Kumar Jain, Stefan Steinke, Peter Marwedel, M. Balakrishnan: Analysis of the influence of register file size on energyconsumption, code size, and execution time. IEEE Trans. on CAD of Integrated Circuits and Systems 20(11): 1329-1337 (2001)
- [c34]Markus Lorenz, David Koffmann, Steven Bashford, Rainer Leupers, Peter Marwedel: Optimized address assignment for DSPs with SIMD memory accesses. ASP-DAC 2001: 415-420
- [c33]Manoj Kumar Jain, Lars Wehmeyer, Stefan Steinke, Peter Marwedel, M. Balakrishnan: Evaluating register file size in ASIP design. CODES 2001: 109-114
- [c32]Markus Lorenz, Rainer Leupers, Peter Marwedel, Thorsten Dräger, Gerhard Fettweis: Low-Energy DSP Code Generation Using a Genetic Algorithm. ICCD 2001: 431-437
- 2000
- [j7]
- [j6]
1990 – 1999
- 1999
- [c31]Rainer Leupers, Peter Marwedel: Function inlining under code size constraints for embedded processors. ICCAD 1999: 253-256
- [c30]Anupam Basu, Rainer Leupers, Peter Marwedel: Array Index Allocation under Register Constraints in DSP Programs. VLSI Design 1999: 330-335
- 1998
- [j5]Rainer Leupers, Peter Marwedel: Retargetable Code Generation Based on Structural Processor Description. Design Autom. for Emb. Sys. 3(1): 75-108 (1998)
- [c29]Rainer Leupers, Anupam Basu, Peter Marwedel: Optimized Array Index Computation in DSP Programs. ASP-DAC 1998: 87-92
- [c28]Ralf Niemann, Peter Marwedel: Synthesis of Communicating Controllers for Concurrent Hardware/Software Systems. DATE 1998: 912-913
- [c27]Anupam Basu, Rainer Leupers, Peter Marwedel: Register-Constrained Address Computation in DSP Programs. DATE 1998: 929-930
- [c26]Anupam Basu, Raj S. Mitra, Peter Marwedel: Interface Synthesis for Embedded Applications in a Co Design Environment. VLSI Design 1998: 85-90
- 1997
- [j4]Ralf Niemann, Peter Marwedel: An Algorithm for Hardware/Software Partitioning Using Mixed Integer Linear Programming. Design Autom. for Emb. Sys. 2(2): 165-193 (1997)
- [j3]Peter Marwedel, Carlos A. López-Barrio: Guest Editor's Introduction: Design, Design Automation, and Test in Europe. IEEE Design & Test of Computers 14(2): 14-15 (1997)
- [j2]Rainer Leupers, Peter Marwedel: Time-constrained code compaction for DSPs. IEEE Trans. VLSI Syst. 5(1): 112-122 (1997)
- [c25]
- [c24]Peter Marwedel, Birger Landwehr, Rainer Dömer: Built-in chaining: introducing complex components into architectural synthesis. ASP-DAC 1997: 599-605
- [c23]
- [c22]Rainer Leupers, Peter Marwedel: Retargetable generation of code selectors from HDL processor models. ED&TC 1997: 140-144
- [c21]Birger Landwehr, Peter Marwedel: A New Optimization Technique for Improving Resource Exploitation and Critical Path Minimization. ISSS 1997: 65-
- 1996
- [c20]Rainer Leupers, Peter Marwedel: Algorithms for address assignment in DSP code generation. ICCAD 1996: 109-112
- [c19]Rainer Leupers, Peter Marwedel: Instruction-Set Modeling for ASIP Code Generation. VLSI Design 1996: 77-80
- [c18]J. El-Ziq, Najmi T. Jarwala, Niraj K. Jha, Peter Marwedel, Christos A. Papachristou, Janusz Rajski, John W. Sheppard: Hardware-Software Co-Design for Test: It's the Last Straw! VTS 1996: 506-507
- 1995
- [c17]Ulrich Bieker, Peter Marwedel: Retargetable Self-Test Program Generation Using Constraint Logic Programming. DAC 1995: 605-611
- [c16]
- [e1]Peter Marwedel, Gert Goossens (Eds.): Code Generation for Embedded Processors [Dagstuhl Workshop, August 31 - September 2, 1994]. Kluwer 1995
- 1994
- [c15]Peter Marwedel: Code generation for embedded processors: an introduction. Code Generation for Embedded Processors 1994: 14-31
- [c14]Birger Landwehr, Peter Marwedel, Rainer Dömer: OSCAR: optimum simultaneous scheduling, allocation and resource binding based on integer programming. EURO-DAC 1994: 90-95
- [c13]Peter Marwedel, Rainer Leupers: Instruction set extraction from programmable structures. EURO-DAC 1994: 156-161
- [c12]Rainer Leupers, Wolfgang Schenk, Peter Marwedel: Microcode Generation for Flexible Parallel Target Architectures. IFIP PACT 1994: 247-256
- 1993
- [b1]Peter Marwedel: Synthese und Simulation von VLSI-Systemen - Algorithmen für den rechnerunterstützten Entwurf hochintegrierter Schaltungen. Hanser-Studien-Bücher, Hanser 1993, ISBN 978-3-446-16146-7, pp. I-X, 1-196
- [c11]
- 1992
- [j1]Peter Marwedel, Wolfgang Rosenstiel: Synthese von Register-Transfer-Strukturen aus Verhaltensbeschriebungen. Informatik Spektrum 15(1): 5-22 (1992)
- [c10]Peter Marwedel: Implementations of IF-statements in the TODOS microarchitecture synthesis system. Synthesis for Control Dominated Circuits 1992: 249-262
- 1990
- [c9]Peter Marwedel: Matching system and component behaviour in MIMOLA synthesis tools. EURO-DAC 1990: 146-156
1980 – 1989
- 1989
- [c8]M. Balakrishnan, Peter Marwedel: Integrated Scheduling and Binding: A Synthesis Approach for Design Space Exploration. DAC 1989: 68-74
- [c7]Lothar Nowak, Peter Marwedel: Verification of Hardware Descriptions by Retargetable Code Generation. DAC 1989: 441-447
- 1988
- [c6]Lothar Nowak, Peter Marwedel: Ein retargierbarer Mikrocode-Compiler und seine Anwendung in Entwurfsverifikation und Architekturbewertung. GI Jahrestagung (2) 1988: 233-245
- 1986
- [c5]
- 1984
- [c4]Peter Marwedel: The mimola design system: Tools for the design of digital processors. DAC 1984: 587-593
- 1982
- [c3]
- 1980
- [c2]Peter Marwedel: The Design of a Subprocessor with Dynamic Microprogramming with MIMOLA. ARCS 1980: 164-177
1970 – 1979
- 1979
- [c1]Peter Marwedel: The MIMOLA design system: Detailed description of the software system. DAC 1979: 59-63
Coauthor Index
data released under the ODC-BY 1.0 license. See also our legal information page
last updated on 2013-10-02 10:57 CEST by the dblp team