| 2010 | ||
|---|---|---|
| c5 | Rohan Mandrekar, Yaping Zhou, Sungjun Chun, Anand Haridass, Jinwoo Choi, Nanju Na, Daniel M. Dreps, Roger D. Weekly, Paul Harvey: Channel Optimization for the Design of High Speed I/O links. VLSI Design 2010: 87-92 | |
| 2006 | ||
| c4 | Rohan Mandrekar, Krishna Bharath, Krishna Srinivasan, Ege Engin, Madhavan Swaminathan: System level signal and power integrity analysis methodology for system-in-package applications. DAC 2006: 1009-1012 | |
| c3 | Krishna Srinivasan, P. Muthana, Rohan Mandrekar, Ege Engin, Jinwoo Choi, Madhavan Swaminathan: Enhancement of Signal Integrity and Power Integrity with Embedded Capacitors in High-Speed Packages. ISQED 2006: 284-291 | |
| 2005 | ||
| c2 | Rohan Mandrekar, Madhavan Swaminathan: Delay extraction from frequency domain data for causal macro-modeling of passive networks. ISCAS (6) 2005: 5758-5761 | |
| 2004 | ||
| c1 | Rohan Mandrekar, Madhavan Swaminathan, Sungjun Chun: Application of Wavelets and Generalized Pencil-Of-Function Method for the Extraction of Noise Current Spectrum and Simulation of Simultaneous Switching Noise. VLSI Design 2004: 995-1000 | |
| 1 | Krishna Bharath | |
| 2 | Jinwoo Choi | |
| 3 | Sungjun Chun | |
| 4 | Daniel M. Dreps | |
| 5 | Ege Engin | |
| 6 | Anand Haridass | |
| 7 | Paul Harvey | |
| 8 | P. Muthana | |
| 9 | Nanju Na | |
| 10 | Krishna Srinivasan | |
| 11 | Madhavan Swaminathan | |
| 12 | Roger D. Weekly | |
| 13 | Yaping Zhou |
Data released under the ODC-BY 1.0 license — See also our legal information page