| 2013 | ||
|---|---|---|
| j14 | Hung K. Nguyen, Peng Cao, Xuexiang Wang, Jun Yang, Longxing Shi, Min Zhu, Leibo Liu, Shaojun Wei: Hardware Software Co-design of H.264 Baseline Encoder on Coarse-Grained Dynamically Reconfigurable Computing System-on-Chip. IEICE Transactions 96-D(3): 601-615 (2013) | |
| j13 | Shouyi Yin, Jianwei Cui, Leibo Liu, Shaojun Wei: Calibration Techniques for Low-Power Wireless Multiband Transceiver. IJDSN 2013 (2013) | |
| j12 | Jianfeng Zhu, Leibo Liu, Shouyi Yin, Shaojun Wei: Low-Power Reconfigurable Processor Utilizing Variable Dual $V_{\rm DD}$. IEEE Trans. on Circuits and Systems 60-II(4): 217-221 (2013) | |
| 2012 | ||
| j11 | Shouyi Yin, Chongyong Yin, Leibo Liu, Min Zhu, Shaojun Wei: Configuration Context Reduction for Coarse-Grained Reconfigurable Architecture. IEICE Transactions 95-D(2): 335-344 (2012) | |
| j10 | Shouyi Yin, Yang Hu, Zhen Zhang, Leibo Liu, Shaojun Wei: Hybrid Wired/Wireless On-Chip Network Design for Application-Specific SoC. IEICE Transactions 95-C(4): 495-505 (2012) | |
| j9 | Bo Liu, Peng Cao, Min Zhu, Jun Yang, Leibo Liu, Shaojun Wei, Longxing Shi: Reconfiguration Process Optimization of Dynamically Coarse Grain Reconfigurable Architecture for Multimedia Applications. IEICE Transactions 95-D(7): 1858-1871 (2012) | |
| j8 | Peng Ouyang, Shouyi Yin, Leibo Liu, Shaojun Wei: Multi-Battery Scheduling for Battery-Powered DVS Systems. IEICE Transactions 95-B(7): 2278-2285 (2012) | |
| j7 | Dajiang Liu, Shouyi Yin, Chongyong Yin, Leibo Liu, Shaojun Wei: Mapping Optimization of Affine Loop Nests for Reconfigurable Computing Architecture. IEICE Transactions 95-D(12): 2898-2907 (2012) | |
| c9 | Shouyi Yin, Chongyong Yin, Leibo Liu, Min Zhu, Yansheng Wang, Shaojun Wei: Reducing configuration contexts for coarse-grained reconfigurable architecture. ISCAS 2012: 121-124 | |
| 2010 | ||
| j6 | Shouyi Yin, Zhongfu Sun, Leibo Liu, Shaojun Wei: CropNET: A Wireless Multimedia Sensor Network for Agricultural Monitoring. IEICE Transactions 93-B(8): 2073-2076 (2010) | |
| j5 | Min Zhu, Leibo Liu, Shouyi Yin, Chongyong Yin, Shaojun Wei: A Cycle-Accurate Simulator for a Reconfigurable Multi-Media System. IEICE Transactions 93-D(12): 3202-3210 (2010) | |
| j4 | Tongsheng Geng, Leibo Liu, Shouyi Yin, Min Zhu, Shaojun Wei: Parallelization of Computing-Intensive Tasks of the H.264 High Profile Decoding Algorithm on a Reconfigurable Multimedia System. IEICE Transactions 93-D(12): 3223-3231 (2010) | |
| j3 | Lei Wang, Leibo Liu, Hongyi Chen: An Implementation of Fast-Locking and Wide-Range 11-bit Reversible SAR DLL. IEEE Trans. on Circuits and Systems 57-II(6): 421-425 (2010) | |
| c8 | Renyan Zhou, Leibo Liu, Shouyi Yin, Ao Luo, Xinkai Chen, Shaojun Wei: A VLSI design of sensor node for wireless image sensor network. ISCAS 2010: 149-152 | |
| c7 | Tongsheng Geng, Leibo Liu, Shouyi Yin, Min Zhu, Wen Jia, Shaojun Wei: Parallel implementation of computing-intensive decoding algorithms of H.264 on reconfigurable SoC. ISCAS 2010: 1153-1156 | |
| c6 | Min Zhu, Leibo Liu, Shouyi Yin, Yansheng Wang, Wenjie Wang, Shaojun Wei: A reconfigurable multi-processor SoC for media applications. ISCAS 2010: 2011-2014 | |
| c5 | Jiqiang Song, Eugene Y. Tang, Leibo Liu: User Behavior Pattern Analysis and Prediction Based on Mobile Phone Sensors. NPC 2010: 177-189 | |
| 2009 | ||
| j2 | Chongyong Yin, Shouyi Yin, Leibo Liu, Shaojun Wei: Compiler Framework for Reconfigurable Computing Architecture. IEICE Transactions 92-C(10): 1284-1290 (2009) | |
| j1 | Bo Liu, Yan Wang, Zhiping Yu, Leibo Liu, Miao Li, Zheng Wang, Jing Lu, Francisco V. Fernández: Analog circuit optimization system based on hybrid evolutionary algorithms. Integration 42(2): 137-148 (2009) | |
| c4 | Lei Wang, Leibo Liu, Hongyi Chen: A Fast-locking and Wide-range Reversible SAR DLL. ISCAS 2009: 992-995 | |
| 2007 | ||
| c3 | Yufeng Xie, Leibo Liu, Rui Dai, Shaojun Wei: Battery-Aware Variable Voltage Scheduling on Real-Time Multiprocessor Platforms. ISCAS 2007: 1883-1886 | |
| 2006 | ||
| c2 | Leibo Liu, Hongying Meng, Milin Zhang: An ASIC Implementation of Lifting-Based 2-D Discrete Wavelet Transform. APCCAS 2006: 271-274 | |
| 2002 | ||
| c1 | Leibo Liu, Xuejin Wang, Hongying Meng, Li Zhang, Zhihua Wang, Hongyi Chen: A VLSI architecture of spatial combinative lifting algorithm based 2-D DWT/IDWT. APCCAS (2) 2002: 299-304 | |
Colors in the list of coauthors
Last update Sat May 25 15:15:03 2013 CET by the DBLP Team —
Data released under the ODC-BY 1.0 license — See also our legal information page