Please note: This is a beta version of the new dblp website.
You can find the classic dblp view of this page here.
You can find the classic dblp view of this page here.
Kenichi Kuroda
2010 – today
- 2011
[j3]Ben Abdallah Abderazek, Masashi Masuda, Arquimedes Canedo, Kenichi Kuroda: Natural instruction level parallelism-aware compiler for high-performance QueueCore processor architecture. The Journal of Supercomputing 57(3): 314-338 (2011)- 2010
- [j2]Stanislav G. Sedukhin, Toshiaki Miyazaki, Kenichi Kuroda: Orbital Systolic Algorithms and Array Processors for Solution of the Algebraic Path Problem. IEICE Transactions 93-D(3): 534-541 (2010)
- [c12]Akram Ben Ahmed, Ben Abdallah Abderazek, Kenichi Kuroda: Architecture and Design of Efficient 3D Network-on-Chip (3D NoC) for Custom Multicore SoC. BWCCA 2010: 67-73
- [c11]Kenichi Mori, Adam Esch, Ben Abdallah Abderazek, Kenichi Kuroda: Advanced Design Issues for OASIS Network-on-Chip Architecture. BWCCA 2010: 74-79
- [c10]Ben Abdallah Abderazek, Yasuyoshi Haga, Kenichi Kuroda: An Efficient Algorithm and Embedded Multicore Implementation of ECG Analysis in Multi-lead Electrocardiogram Records. ICPP Workshops 2010: 99-103
2000 – 2009
- 2008
- [j1]Kenji Asano, Junji Kitamichi, Kenichi Kuroda: Dynamic Module Library for System Level Modeling and Simulation of Dynamically Reconfigurable Systems. JCP 3(2): 55-62 (2008)
- [c9]Kaai Kojima, Yuichi Okuyama, Kenichi Kuroda: Arithmetic precision of the Generalized Hebbian Algorithm for hardware implementation. CIT 2008: 886-890
- [c8]Daisuke Ohwada, Yuichi Okuyama, Kenichi Kuroda: Implementation of a combined autocorrelation method for real-time tissue elasticity imaging on FPGA. CIT 2008: 891-897
- [c7]Hiroki Hoshino, Ben A. Abderazek, Kenichi Kuroda: Advanced Optimization and Design Issues of a 32-Bit Embedded Processor Based on Produced Order Queue Computation Model. EUC (1) 2008: 16-22
- [c6]Taichi Maekawa, Ben A. Abderazek, Kenichi Kuroda: Single Instruction Dual-Execution Model Processor Architecture. EUC (1) 2008: 30-36
- [c5]Junji Kitamichi, Koji Ueda, Kenichi Kuroda: A Modeling of a Dynamically Reconfigurable Processor Using SystemC. VLSI Design 2008: 91-96
- 2007
- [c4]Shuichi Watanabe, Junji Kitamichi, Kenichi Kuroda: A Hardware Algorithm for the Minimum p-Quasi Clique Cover Problem. FPL 2007: 139-144
- [c3]Kenji Asano, Junji Kitamichi, Kenichi Kuroda: Proposal of Dynamic Module Library for System Level Modeling and Simulation of Dynamically Reconfigurable Systems. VLSI Design 2007: 373-378
- 2005
- [c2]Toshiyuki Ito, Junji Kitamichi, Kenichi Kuroda, Yuichi Okuyama: A Master-Slave Adaptive Load-Distribution Processor Model on PCA. IPDPS 2005
- 2003
- [c1]Toshiyuki Ito, Kentaro Ono, Mayumi Ichikawa, Yuichi Okuyama, Kenichi Kuroda: Reconfigurable Instruction-Level Parallel Processor Architecture. Asia-Pacific Computer Systems Architecture Conference 2003: 208-220
Coauthor Index
data released under the ODC-BY 1.0 license. See also our legal information page
last updated on 2012-09-10 16:02 CEST by the dblp team