Please note: This is a beta version of the new dblp website.
You can find the classic dblp view of this page here.
You can find the classic dblp view of this page here.
Isamu Kajitani
2000 – 2009
- 2008
[c11]Hirotaka Nosato, Yukari Ishida, Tatsumi Furuya, Eiichi Takahashi, Masahiro Murakawa, Isamu Kajitani, Tetsuya Higuchi: World-Wide Accessible LDPC Encoder/Decoder Generator Using Web-Based GUI and API. CIMCA/IAWTIC/ISE 2008: 627-632- [c10]Yukari Ishida, Hirotaka Nosato, Eiichi Takahashi, Masahiro Murakawa, Isamu Kajitani, Tatsumi Furuya, Tetsuya Higuchi: Proposal for LDPC Code Design System Using Multi-Objective Optimization and FPGA-Based Emulation. ICES 2008: 237-248
- 2001
- [c9]Masaya Iwata, Isamu Kajitani, Yong Liu, Nobuki Kajihara, Tetsuya Higuchi: Implementation of a Gate-Level Evolvable Hardware Chip. ICES 2001: 38-49
- 2000
- [j4]Masaya Iwata, Isamu Kajitani, Masahiro Murakawa, Yuji Hirao, Hitoshi Iba, Tetsuya Higuchi: Pattern recognition system using evolvable hardware. Systems and Computers in Japan 31(4): 1-11 (2000)
1990 – 1999
- 1999
- [j3]Masahiro Murakawa, Shuji Yoshizawa, Isamu Kajitani, Xin Yao, Nobuki Kajihara, Masaya Iwata, Tetsuya Higuchi: The GRD Chip: Genetic Reconfiguration of DSPs for Neural Network Processing. IEEE Trans. Computers 48(6): 628-639 (1999)
- [j2]Tetsuya Higuchi, Masaya Iwata, Didier Keymeulen, Hidenori Sakanashi, Masahiro Murakawa, Isamu Kajitani, Eiichi Takahashi, Kenji Toda, Mehrdad Salami, Nobuki Kajihara, Nobuyuki Otsu: Real-world applications of analog and digital evolvable hardware . IEEE Trans. Evolutionary Computation 3(3): 220-235 (1999)
- [c8]Isamu Kajitani, Tsutomu Hoshino, Nobuki Kajihara, Masaya Iwata, Tetsuya Higuchi: An Evolvable Hardware Chip and Its Application as a Multi-Function Prosthetic Hand Controller. AAAI/IAAI 1999: 182-187
- 1998
- [c7]Isamu Kajitani, Tsutomu Hoshino, Daisuke Nishikawa, Hiroshi Yokoi, Shogo Nakaya, Tsukasa Yamauchi, Takeshi Inuo, Nobuki Kajihara, Masaya Iwata, Didier Keymeulen, Tetsuya Higuchi: A Gate-Level EHW Chip: Implementing GA Operations and Reconfigurable Hardware on a Single LSI. ICES 1998: 1-12
- 1997
- [c6]Masahiro Murakawa, Shuji Yoshizawa, Isamu Kajitani, Tetsuya Higuchi: On-line Adaptation of Neural Networks with Evolvable Hardware. ICGA 1997: 792-800
- [c5]Masahiro Murakawa, Shuji Yoshizawa, Isamu Kajitani, Tetsuya Higuchi: Evolvable Hardware for Generalized Neural Networks. IJCAI 1997: 1146-1155
- 1996
- [c4]Isamu Kajitani, Tsutomu Hoshino, Masaya Iwata, Tetsuya Higuchi: Variable Length Chromosome GA for Evolvable Hardware. International Conference on Evolutionary Computation 1996: 443-447
- [c3]Masahiro Murakawa, Shuji Yoshizawa, Isamu Kajitani, Tatsumi Furuya, Masaya Iwata, Tetsuya Higuchi: Hardware Evolution at Function Level. PPSN 1996: 62-71
- [c2]Masaya Iwata, Isamu Kajitani, Hitoshi Yamada, Hitoshi Iba, Tetsuya Higuchi: A Pattern Recognition System Using Evolvable Hardware. PPSN 1996: 761-770
- 1995
- [c1]Tetsuya Higuchi, Masaya Iwata, Isamu Kajitani, Hitoshi Iba, Yuji Hirao, Tatsumi Furuya, Bernard Manderick: Evolvable Hardware and Its Applications to Pattern Recognition and Fault-Tolerant Systems. Towards Evolvable Hardware 1995: 118-135
- 1994
- [j1]Yukihiko Toquenaga, Isamu Kajitani, Tsutomu Hoshino: Egrets of a Feather Flock Together. Artificial Life 1(4): 391-411 (1994)
Coauthor Index
data released under the ODC-BY 1.0 license. See also our legal information page
last updated on 2013-04-22 02:10 CEST by the dblp team