Please note: This is a beta version of the new dblp website.
You can find the classic dblp view of this page here.
You can find the classic dblp view of this page here.
Makoto Ishikawa
2010 – today
- 2011
[j8]Osamu Nishii, Yoichi Yuyama, Masayuki Ito, Yoshikazu Kiyoshige, Yusuke Nitta, Makoto Ishikawa, Tetsuya Yamada, Junichi Miyakoshi, Yasutaka Wada, Keiji Kimura, Hironori Kasahara, Hideo Maejima: A 45-nm 37.3 GOPS/W Heterogeneous Multi-Core SOC with 16/32 Bit Instruction-Set General-Purpose Core. IEICE Transactions 94-C(4): 663-669 (2011)- 2010
[c9]Yoichi Yuyama, Masayuki Ito, Yoshikazu Kiyoshige, Yusuke Nitta, S. Matsui, Osamu Nishii, Atsushi Hasegawa, Makoto Ishikawa, Tetsuya Yamada, Junichi Miyakoshi, Koichi Terada, Tohru Nojiri, Masashi Satoh, Hiroyuki Mizuno, Kunio Uchiyama, Yasutaka Wada, Keiji Kimura, Hironori Kasahara, Hideo Maejima: A 45nm 37.3GOPS/W heterogeneous multi-core SoC. ISSCC 2010: 100-101
2000 – 2009
- 2007
[j7]Makoto Ishikawa, George Saikalis, Shigeru Oho: CPU Model-Based Mechatronics/Hardware/Software Co-design Technology for Real-Time Embedded Control Systems. IEICE Transactions 90-C(10): 1992-2001 (2007)
[c8]Makoto Ishikawa, D. J. McCune, George Saikalis, Shigeru Oho: CPU Model-Based Hardware/Software Co-design, Co-simulation and Analysis Technology for Real-Time Embedded Control Systems. IEEE Real-Time and Embedded Technology and Applications Symposium 2007: 3-11- 2006
[j6]Tetsuya Yamada, Masahide Abe, Yusuke Nitta, Kenji Ogura, Manabu Kusaoke, Makoto Ishikawa, Motokazu Ozawa, Kiwamu Takada, Fumio Arakawa, Osamu Nishii, Toshihiro Hattori: Reducing Consuming Clock Power Optimization of a 90 nm Embedded Processor Core. IEICE Transactions 89-C(3): 287-294 (2006)
[j5]Fumio Arakawa, Makoto Ishikawa, Yuki Kondo, Tatsuya Kamei, Osamu Nishii, Toshihiro Hattori: SH-X: An embedded processor core for consumer appliances. J. Embedded Computing 2(1): 83-90 (2006)
[j4]Fumio Arakawa, Tetsuya Yamada, Takashi Okada, Makoto Ishikawa, Yuki Kondo, Motokazu Ozawa, Tomoyuki Kodama, Osamu Nishii, Toshihiro Hattori, Tatsuya Kamei, Junichi Nishimoto, Shinichi Yoshioka: Development of processor cores for digital consumer appliances. Systems and Computers in Japan 37(3): 10-19 (2006)- 2005
[j3]Makoto Ishikawa, Tatsuya Kamei, Yuki Kondo, Masanao Yamaoka, Yasuhisa Shimazaki, Motokazu Ozawa, Saneaki Tamaki, Mikio Furuyama, Tadashi Hoshi, Fumio Arakawa, Osamu Nishii, Kenji Hirose, Shinichi Yoshioka, Toshihiro Hattori: A 4500 MIPS/W, 86 µA Resume-Standby, 11 µA Ultra-Standby Application Processor for 3G Cellular Phones. IEICE Transactions 88-C(4): 528-535 (2005)
[j2]Fumio Arakawa, Makoto Ishikawa, Yuki Kondo, Tatsuya Kamei, Motokazu Ozawa, Osamu Nishii, Toshihiro Hattori: SH-X: an embedded processor core for consumer appliances. SIGARCH Computer Architecture News 33(3): 33-40 (2005)
[c7]Tetsuya Yamada, Masahide Abe, Yusuke Nitta, Kenji Ogura, Manabu Kusaoke, Makoto Ishikawa, Motokazu Ozawa, Kiwamu Takada, Fumio Arakawa, Osamu Nishii, Toshihiro Hattori: Low-Power Design of 90-nm SuperH Processor Core. ICCD 2005: 258-266- 2002
[c6]Chihiro Yasuba, Syoji Kobashi, Katsuya Kondo, Yutaka Hata, Seturo Imawaki, Makoto Ishikawa: Finding a Non-continuous Tube by Fuzzy Inference for Segmenting the MR Cholangiography Inage. MICCAI (2) 2002: 28-35- 2001
[c5]Yutaka Hata, Syoji Kobashi, Yasuhiro Tokimoto, Makoto Ishikawa, Hitoshi Ishikawa: Computer Aided Diagnosis System of Meniscal Tears with T1 and T2 Weighted MR Images Based on Fuzzy Inference. Fuzzy Days 2001: 55-58- 2000
[j1]Tsuyoshi Isshiki, Makoto Ishikawa, Hiroaki Kunieda: Cost-effective shadowing method using the ED-buffer on an adaptive light cube. The Visual Computer 16(7): 453-468 (2000)
1990 – 1999
- 1998
[c4]Yutaka Hata, Makoto Ishikawa, Naotake Kamiura: Image Segmentation Based on Kleene Algebra. ISMVL 1998: 155-160- 1997
[c3]Shoji Hirano, Naotake Kamiura, Yutaka Hata, Makoto Ishikawa: MAGNET: An Active Ditch Extraction Model. ICIP (2) 1997: 124-127
[c2]Syoji Kobashi, Naotake Kamiura, Yutaka Hata, Makoto Ishikawa: Automatic Robust Threshold Finding Aided by Fuzzy Information Granulation. ICIP (1) 1997: 711-714
[c1]Yutaka Hata, Syoji Kobashi, Naotake Kamiura, Makoto Ishikawa: Fuzzy Logic Approach to 3D Magnetic Resonance Image Segmentation. IPMI 1997: 387-392
Coauthor Index
data released under the ODC-BY 1.0 license. See also our legal information page
last updated on 2013-02-28 00:22 CET by the dblp team



