Please note: This is a beta version of the new dblp website.
You can find the classic dblp view of this page here.
You can find the classic dblp view of this page here.
Yu-Tsao Hsing
2010 – today
- 2010
[j3]Yu-Tsao Hsing, Li-Ming Denq, Chao-Hsun Chen, Cheng-Wen Wu: Economic Analysis of the HOY Wireless Test Methodology. IEEE Design & Test of Computers 27(3): 20-30 (2010)
[j2]Chih-Yen Lo, Yu-Tsao Hsing, Li-Ming Denq, Cheng-Wen Wu: SOC Test Architecture and Method for 3-D ICs. IEEE Trans. on CAD of Integrated Circuits and Systems 29(10): 1645-1649 (2010)
2000 – 2009
- 2009
[j1]Li-Ming Denq, Yu-Tsao Hsing, Cheng-Wen Wu: Hybrid BIST Scheme for Multiple Heterogeneous Embedded Memories. IEEE Design & Test of Computers 26(2): 64-73 (2009)
[c4]Te-Hsuan Chen, Yu-Ying Hsiao, Yu-Tsao Hsing, Cheng-Wen Wu: An Adaptive-Rate Error Correction Scheme for NAND Flash Memory. VTS 2009: 53-58- 2007
[c3]Yu-Tsao Hsing, Chun-Chieh Huang, Jen-Chieh Yeh, Cheng-Wen Wu: SDRAM Delay Fault Modeling and Performance Testing. VTS 2007: 53-58- 2006
[c2]Mu-Hsien Hsu, Yu-Tsao Hsing, Jen-Chieh Yeh, Cheng-Wen Wu: Fault-Pattern Oriented Defect Diagnosis for Flash Memory. MTDT 2006: 3-8- 2004
[c1]Yu-Tsao Hsing, Chih-Wea Wang, Ching-Wei Wu, Chih-Tsun Huang, Cheng-Wen Wu: Failure Factor Based Yield Enhancement for SRAM Designs. DFT 2004: 20-28
Coauthor Index
data released under the ODC-BY 1.0 license. See also our legal information page
last updated on 2012-09-10 15:52 CEST by the dblp team



